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This dissertation describes an investigation of novel power electronic converters, based 
on the ultra-sparse matrix topology and characterized by the minimum number of semiconductor 
switches. The Z-source, Quasi Z-source, Series Z-source and Switched-inductor Z-source 
networks were originally proposed for boosting the output voltage of power electronic inverters. 
These ideas were extended here on three-phase to three-phase and three-phase to single-phase 
indirect matrix converters.  
For the three-phase to three-phase matrix converters, the Z-source networks are placed 
between the three-switch input rectifier stage and the output six-switch inverter stage. A brief 
shoot-through state produces the voltage boost. An optimal pulse width modulation technique 
was developed to achieve high boosting capability and minimum switching losses in the 
converter.  
For the three-phase to single-phase matrix converters, those networks are placed 
similarly. For control purposes, a new modulation technique has been developed. As an example 
application, the proposed converters constitute a viable alternative to the existing solutions in 
residential wind-energy systems, where a low-voltage variable-speed generator feeds power to 
the higher-voltage fixed-frequency grid. 
Comprehensive analytical derivations and simulation results were carried out to 
investigate the operation of the proposed converters. Performance of the proposed converters 
was then compared between each other as well as with conventional converters. The operation of 
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1.1 Background  
Penetration of clean energy, mainly the wind and photovoltaic (PV) generated electrical 
energy, in the power grid is increasing exponentially. Both the wind and PV power plants are 
connected to the grid through converters, transferring the generated DC power in PV applications 
and AC power in wind power (WP) applications to the AC grid. The aim of the dissertation is to 
propose new topologies, modulation techniques, and control of grid converters for WP 
applications. Throughout the various types of proposed topologies, non-grid cases are explained 
and then followed by grid applications.  
Parameters of the output voltage of most renewable energy sources tend to fluctuate with 
the varying supply of input power. A wind turbine driving a synchronous generator represents a 
typical example of the disparity between the voltage of the generator and that of the utility grid, 
and an appropriate power electronic interface is needed to reconcile that disparity. The required 
ac-ac power conversion is usually performed indirectly as ac-dc-ac conversion in a back-to-back 
converter, shown in Fig. 1.1.  
 
Fig. 1.1  Ac-dc-ac conversion in a back-to-back converter. 
2 
 
In recent years, matrix converters have awakened the interest of researchers as an 
alternative solution. Aside of small LC filters, direct matrix converters do not need the high-
capacitance dc link typical for the back-to-back converters, provide a unity input power factor 
and sinusoidal input and output currents, but their voltage gain is inherently limited to 0.866 with 
direct ac-ac conversion as shown in Fig. 1.2. Having several bidirectional switches increases the 
cost of the converter as well as the conduction losses.  
 
Fig. 1.2  Transformerless direct ac-ac conversion. 
A classic three-phase to three-phase matrix converter is based on nine bidirectional 
switches. Each switch is composed of two unidirectional switches and two diodes or a single 
switch and four diodes although certain manufacturers, e.g., Fuji Electric, have developed 
integrated bidirectional switches for their products [1]. Recently, sparse and ultra-sparse matrix 
converter topologies have been introduced to reduce the switch count [2].  
High reliability and power density are important features of power electronic converters, 
affecting the total cost of many applications [3]. This issue is particularly relevant in the context 
of residential wind energy systems, whose popularity has been hampered by real and perceived 
expenses. A typical wind-energy system consists of a turbine, a gearbox, a three-phase ac 
generator, a power converter, and an optional step-up transformer connecting the system to the 
grid. The gearbox/transformer tradeoff is necessary, as slow-motion generators tend to produce 
low voltages. The gearbox or the transformer increase the cost, weight, and volume of the 
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system, and reduce its overall reliability. Therefore, a possibly simple matrix converter with 
voltage-boosting capability would represent a promising solution.  
Because of the limited voltage gain and complex control algorithms, matrix converters 
have not yet been commonly used in industry [4]. To overcome these drawbacks various control 
algorithms and topologies have been proposed. In [5] application of a direct matrix converter 
connected to a step up-down transformer is proposed for a wind-turbine system. Alas, the use of 
transformer increases the system’s weight, volume, and cost, and reduces the reliability system. 
Another solution for increasing the voltage gain to unity and beyond is the indirect matrix 
topology, where a voltage-boosting network is inserted between the input rectifier and output 
inverter stages. The recently popular Z-source network, first proposed in [6], is well-suited for 
that role [7]-[9]. Current modulation techniques for indirect Z-source matrix converters are 
investigated in [10]. An optimal modulation approach provides high buck-boost flexibility, 
minimum commutation count, and ease of implementation. In [11], a grid interface for wind 
turbine generators based on an ultra-sparse matrix converter is described. The system integrates a 
generator-side three-switch buck-type rectifier and a grid-side Z-source inverter. The Z-source 
network allows boosting the voltage two to three times. Expansions of the Z-source dc link for 
buck-boost inverters, called Quasi Z-source network, Series Z-source network and Switched-
inductor Z-source, were recently proposed in [12-14].  
In practical applications, in order to provide a high boost factor for a low-voltage dc 
power source, the Z-source converter would have to operate under extreme conditions of long 
shoot-through zero states. The constraints of a low modulation index and a long shoot-through 
state cause a conflict between the output power quality and system boost ability. Therefore, the 
practical boost factor of Z-source impedance network is restricted. The Quasi Z-source network, 
4 
 
Series Z-source network and Switched-inductor Z-source networks aim at a solution of that 
problem.  
1.2 Dissertation Objectives 
This dissertation proposes a number of converters, all based on the ultra-sparse matrix 
topology characterized by the minimum number of semiconductor switches. Z-source network, 
quasi Z-source network, series Z-source network and switched-inductor Z-source network were 
originally developed for boosting the output voltage of power electronic inverters. These ideas 
are extended here on a three-phase indirect matrix converters and three-phase to single-phase 
indirect matrix converters. For three-phase matrix converters, these circuits are placed between 
the three-switch input rectifier stage and the output six-switch inverter stage. A brief shoot-
through state produces the voltage boost. An optimal pulse width modulation technique was 
developed to achieve high boosting flexibility and minimum switching losses in the converter. 
Similarly, for three-phase to single-phase matrix converters, these networks are placed between 
the three-switch input rectifier stage and the output four-switch inverter stage. To control them, a 
new modulation technique has been developed. As an example application, the proposed 
converters constitute a viable alternative to the existing solutions in residential wind-energy 
systems, where a low-voltage variable-speed generator feeds power to the higher-voltage fixed-
frequency grid. 
1.3 Content of the Dissertation 




Chapter 1 is the introduction to the dissertation. It describes research motivation and the 
outlines of the project. 
Chapter 2 gives a technology overview of the matrix converter topologies and their 
control methods. It discusses in detail the concept of the direct matrix converter, indirect matrix 
converter, sparse matrix converter, and boost matrix converter topologies. A combined space 
vectors based indirect modulation technique is widely discussed.  
Chapter 3 gives a technology overview of the boost type inverter networks that include 
Z-source inverter, series Z-source inverter, quasi Z-source inverter, and switched inductor Z-
source inverter. The circuit analysis and operation principle are discussed with analytical 
derivations. 
 Chapter 4 proposes three different types of three-phase boost matrix converters based on 
ultra-sparse matrix converters and series Z-source, quasi Z-source, and switched inductor Z-
source networks. A new control technique is provided to maximize the efficiency of these 
converters. Experiment and simulation results are shown to confirm the ability of the converters 
to overcome the voltage gain disadvantage of the classic matrix converters.   
Chapter 5 extends above considerations on single-phase boost matrix converters. 
Simulation results are provided to illustrate capabilities of those converters.   
Chapter 6 presents the hardware implementation and experimental setups for the boost 
matrix converters. Structures of the prototype converters are described and design of each circuit 
is explained in detail. Control firmware based on Texas Instruments microprocessor is discussed. 
Chapter 7 contains the conclusion of the dissertation. It summarizes the work done and 
the main findings of the PhD research. Possibilities for improving the investigated topologies are 




Topologies and Modulation Techniques of Matrix Converters 
 
2.1    Matrix Converter Topologies 
Matrix converter (MC) topologies are based on semiconductor, usually bidirectional, 
power switches. In most cases, an MC consists of nine bi-directional switches. The name of the 
converter comes from the arrangement of these switches in a matrix pattern. Gate signals are 
modulated to achieve sinusoidal input and output currents. 
Matrix converters first appeared in a book by Gyugui and Pelly [15] and in a journal 
publication by Daniels and Slatery in 1976 [16]. The concept was presented as AC-AC direct 
power conversion [17]. Since then various types of MC topologies have been studied. 
Classification of MCs is shown in Fig. 2.1.  
 
Fig. 2.1  Classification of matrix converters [18]. 
As no energy is present in the MC, the output voltages have to be generated from the 


























is the 0.866 times the peak input balanced line voltages. Thus the minimum envelope curve is 
0.866 times the peak input balanced line voltages. This is a gain limitation of most matrix 
converters. 
Another aspect of the output voltage is the harmonic content. Compared to two level 
voltage source inverters, matrix converters can be considered as three level converters since the 
input three-phase voltages appears at the output with varying levels. This reduces the harmonic 
loss [18]. The input current of the MC is directly related to the switching control of the converter 
and MC can control the phase angle of the input currents.  Besides the fundamental component, 
the input current has a high harmonic content around the switching frequency. A filter is 
therefore used to average the chopped current [19].  
 One of the critical issues when investigating a converter topology is efficiency.  An 
analysis of the efficiency is carried out in Table 2.1 that shows the semiconductor loss in the 
matrix converter compared back-to-back converters. The analysis demonstrates that the MC has 
lower switching loss and larger conduction loses than the back-to-back converter.  Back-to-back 
converters are hard commutated, but with proper selection of bi-directional switches and 
commutation strategy MCs can be semi-soft commutated [20] or semi-natural commutated [21].  
It is necessary to place filter capacitors at the input of the MCs to draw sinusoidal input 
currents. To avoid a short circuit of the impressed input voltages, a simultaneous connection of 
two input phases to the same output phase must be avoided. On the other hand, due to the load 
currents, one output phase must, be connected to one input phase. It is also permissible to 








Commutation Hard Switch Semi-Soft Switch 
Switch Voltage 1x (2/π)x 
Switch Current 1x (2/√3)x 
# Switching 4x 8x 




Conduction Losses 4x 4.61x 
 
Table 2.1  Comparison of the back-to-back converters and conventional MCs [36]. 
2.1.1 Direct Matrix Converters 
Each of the input phases of the conventional, direct MC, can be directly connected with 
each output phase. It can therefore be represented as a switching matrix. A four-quadrant switch 
can be implemented by a regular power switch with anti-parallel freewheeling diodes as the input 
stage of the MC as shown on Fig. 2.2. A functional representation of the direct MC is depicted in 
Fig. 2.3. With respect to the conduction losses, an even better solution is to use an anti-parallel 
connection of RB-IGBTs [22]-[24]. 
Full bridge matrix converter (for open motor winding) was presented in [25]-[27] which 
is suitable for variable speed AC drives, because it generates no sub-harmonic components in the 









Fig. 2.2  Direct matrix converter. 
As there is direct connection with voltage sources, the input phase shall never be shorted. 
If the switches cause a short circuit between the input voltage sources, a large current flows 
through the switches and damages the phase in which the short circuit occurs. Also, due to the 
inductive nature of typical loads, the output terminals must not be open-circuited. If any output 
terminal is open-circuited, the voltage across the inductor (and consequently across the switches) 
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is infinite and switches will be damaged due to the over-voltage. Switches for each output phase 
must be controlled based on the following expression: 
                     *     +     (2.1) 
 
where      {
         
         
























Fig. 2.3  Connection diagram of the direct matrix converter. 
 
Power switches in the converter are divided into two groups. There are 27 allowable 
converter states including active states and zero states. Instantaneous values of the output 
voltages and the input currents produced by each switching combination can be determined using 
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the instantaneous transfer matrices, where     is the instantaneous input phase to output line-to-
line transfer matrix and     is the instantaneous input phase to output phase matrix: 
        [
                             
                             
                             
]      [
                 
                 
                 
]         (2.3) 
From the line to line transfer matrix the instantaneous output voltages,     and input phase 
currents,      can be determined: 
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]     
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]         (2.4) 
To generate balanced and sinusoidal input and output waveforms with variable input 
displacement angle, matrix converters are controlled using modulation techniques. Over each 
switching period, the modulation strategy controls duty cycles of the switches so that the input 
voltages and output currents are applied to the output and input terminals, respectively, that 
generates reference voltages and currents.  
      
   
  
     *     +    *     +     (2.5) 
where     and     denote the duty cycle and on-time of switch    , respectively, and    is the 
switching period. Then, 
*
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For balanced input lines, 
*
 ( )     ( )      ( )  
 ( )       ( )       ( )  





]                           (2.8) 
while  
  






 ( )   
 ( )   






     (      )











      (2.9) 
*
 ( )   
 ( )   






      (    )











                           (2.10) 
*
 ( )   
 ( )   






      (        )











                        (2.11) 
*
 ( )   
 ( )   






     (         )











                          (2.12) 
where,    is the output voltage,     is the input voltage,    is the output reference angle, 
    is the input angular frequency,    is the output angular frequency,     is the input 
displacement angle and    is the output displacement angle. To obtain the maximum voltage 
transfer ratio, third harmonic components of input and output signals are injected into the output 
voltages and the output voltage becomes as in Eq. (2.13) and the extended voltage transfer ratio 
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The solution of the matrix of the low-frequency modulation function is  
, ( )-  
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The coefficients   and   not violating the ―0.866‖ maximum voltage transfer ratio are 
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2.1.2 Indirect Matrix Converters 
An alternative MC exists as the indirect matrix converter (IMC). The IMC has two 
separate stages, the front end and the back end, but without any energy storage in the 
intermediate link.  The analysis of MC circuits is based on the basic functionality and modulation 
of the ac–dc converter with impressed output current and the dc–ac converter with impressed 









Fig. 2.4  Indirect matrix converter (π⁄6 displacement angle). 
In order to derive a MC topology from the ac–ac converter with a dc-link capacitor, 
Fig.2.4 is considered first as the indirect ac–ac converter with an intermediate link where the 
energy-storage dc-link capacitor is omitted. Such a converter system was suggested in [28] and 
investigated in more detail in [29]–[31]. The input filter capacitors are required to provide 
impressed voltages at the input due to the impressed load currents at the output. The input stage 
of the converter system represents a synchronous three-phase rectifier. Its conductive state is 
directly defined by the mains voltage, and it cannot be influenced through the control. The load 
line current segments in the link, which are generated by the PWM output stage, are supplied by 
the input stage through the diodes with the highest instantaneous mains line-to-line voltage 








Fig. 2.5  Indirect matrix converter (full range displacement angle). 
The further presented indirect matrix converters provide a full range of the displacement 
angle, shown in Fig.2.5. It is essential to place a power switch in series with each diode, to 
maintain the front end conductivity. However, when this series switch is blocking, a forward 
voltage can occur, which must not appear across the anti-parallel switches and which is mainly 
desirable for the reverse power flow. The input stage now consists of two anti-parallel connected 
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PWM rectifier stages on the front end followed by traditional PWM inverter on the back end. 






















Bi-directional or Uni-directional power 







Rectifier Stage Inverter Stage
 
Fig. 2.6  Circuit diagram of the indirect matrix converter. 
As in direct matrix converters, short circuit of two main phases would result from 
simultaneously turning on two power switches of the upper or lower bridge legs and must 
therefore be avoided. The fundamental of IMC is based on decoupling the control of the rectifier 
and inverter stages. The instantaneous input phase to output phase matrix,    , from Eq. 2.3 can 
be divided into rectifier and inverter transfer functions: 
              (2.31) 
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where the matrix   is the inverter transfer function and the matrix   is the rectifier transfer 
function. The resultant transfer function allows combining current source PWM rectifier with 
voltage source PWM inverter without any energy storage components between the positive and 
negative rails. 
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Eq. (2.34) shows that the output phases represent the product and sum of the input phases 
through inverter switches and rectifier switches. If the equivalent circuit is seen from the 
inverter’s output phase  , two switches     and     of phase   half bridge are directly connected 
to input phases  ,   and   through six rectifier switches   ,   -. Fig.2.7 shows the transformation 
of an indirect matrix converter into the direct matrix converter by realizing Eq. (2.34). 
In [32] sparse matrix-equivalent three-phase ac-dc-ac converter topologies are developed 
based on the structure of an IMC. The converter topologies exhibit a reduced number of power 
transistors compared to the CMC or IMC and are therefore designated as (a) sparse matrix 
converter (SMC), shown in Fig.2.8, (b) very sparse matrix converter (VSMC), shown in Fig.2.9, 
and (c) ultra sparse matrix converter (USMC), shown in Fig.2.10. SMC employs 15 IGBTs, 
compared to 18 IGBTs of the IMC, and therefore the converter topology is called a sparse 
converter. The functional equality of the CMC/IMC and SMC is proven in [33], where the CMC 
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and SMC line-to-line output voltages and input phase currents resulting for the different 






















Composition of indirect matrix 
converter for output leg a
Composition of direct matrix 
converter for output leg a  
Fig. 2.7  Indirect matrix converter to direct matrix converter transformation. 
If simple functionality of a unidirectional buck-type PWM rectifier system, as described 
in [34] and [35], is desired, then SMC can be reduced by omitting the power switches in each 
bridge leg. This causes blocking the reverse flow of the dc-link current and restricts the circuit 
operation to a unidirectional power flow. Controllability of the phase displacement of input 
voltage and input current fundamental is also limited, while the phase displacement of load 
current and load voltage fundamental is not allowed to exceed   ⁄ . Down to the lowest number 
of power switches (nine IGBTs), this circuit topology is called the USMC. Converters that are 
presented in Chapters 4 and 5 are based on the USMC type converters. 
Since the USMC has a unidirectional power flow, the load must not be allowed to feed 
energy back into the dc-link since there are no energy storage capacitors, and excessive dc-link 
voltages would be generated. Therefore, an addition of a clamp circuit to the USMC is needed. 
The clamp can be as simple as a series connection of a diode and capacitor across the dc-link 
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[36], [37] and/or as a braking resistor with a series connected controllable switch, which provides 












Fig. 2.9  Very sparse matrix converter. 
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The front-end rectifier, whose one leg is depicted in Fig.2.11, draws sinusoidal input currents and 
controls the input displacement angle. For a unity input power factor, the reference input phase 
current vector is aligned with that of the input phase voltage. For example,  (       ) indicates 
that the input phase ― ‖ is connected to the positive (top) rail ― ‖ and phase ― ‖ is connected to 






Fig. 2.10  Ultra sparse matrix converter. 
To avoid short circuit of a dc link voltage in a given switching period of the rectifier 
input stage, the commutation of the inverter output stage must be performed in a way identical to 
the commutation of a traditional IMC. There, a dead time between the turn-on of the power 
switches of a bridge leg must be implemented. Control design must ensure that there is no 
bidirectional connection between any two input lines, i.e., no short-circuiting of an input line-to-
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line voltage terminal. Additionally a current path must be continuously provided. Therefore 
multistep commutation schemes are required, using voltage independent and current independent 










Fig. 2.11  Legs of the front-end rectifier. Left: sparse matrix converter, right: ultra sparse matrix converter. 
 
Multi-step commutation is demanding on the microprocessor, but on the other hand 
indirect matrix converters can provide a degree of control freedom that is not available in the 
CMC. Complex commutation problems can be avoided. For instance, as proposed in [39], the 
inverter stage could be switched into a free-wheeling state and then the rectifier stage could 
commutate with zero dc-link current. This has the additional benefit of a reduction of switching 
losses of the input stage. By employing the zero dc-link current commutation strategy the 
topology of the IMC can be reduced to that of the very sparse matrix converter [32].  
The maximum voltage gain of MCs is limited to 0.866 due to its buck conversion 
characteristic. To overcome this limitation, various modulation techniques, such as over-
modulation methods, have been investigated for improvement in the output voltage quality and 
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voltage transfer ratio. However, these methods tend to compromise system input or output 
operating performance [41]-[43]. To avoid such deterioration, a hybrid direct power converter 
that incorporates an auxiliary voltage source in the DC-link of the IMC was presented in [44]. 
Auxiliary power devices can support the unity voltage transfer ratio of the IMC. However, these 
additional switches increase the complexity of control and size and weight of the converter, 
which is a major disadvantage. A Z-source AC-DC matrix converter was studied in [45]. The Z-
source provides a buck-boost conversion from the low DC battery voltage to an AC motor load, 
and exhibits good line-side current modulation. In [42] and [46] Z-source MC shown in Fig.2.12 






Fig. 2.12  Z source ultra sparse matrix converter. 
Usually, the output stage of the IMC is a two-level PWM inverter. A three-level inverter 
can be employed at the back end of the MC, as shown in Fig.2.13, to reduce the switching 
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frequency harmonics of the output voltage. Such a topology, in which the center point for the 
output stage is provided by the star point of the input filter capacitors, was proposed in [47]. It 
enables formation of the output voltage by the phase and line-to-line input voltages. As the input 










Fig. 2.13  IMC with a three-level PWM output stage. 
 
The same functionality can be achieved with the topology shown in Fig.2.14, which has 
the advantage of having a reduced number of switches [48]. Instead of using additional diodes to 
generate the fifth voltage level, using these two extra switches to move the voltage on positive 
rail, neutral point (star cap center) and negative rail achieves the same attribute. It can thus be 





























Fig. 2.14  IMC with additional single stage three-level PWM output stage. 
 
Significant simplification of the indirect three-level MC circuits can be achieved by 
assuming the unidirectional power flow shown in Fig.2.15 [49]. The front end of this topology 
reveals the structure of a Vienna rectifier [50]. The main attribute of such converters is that the 
front end power switches are turning on and off only two times the fundamental frequency. This 









Fig. 2.15  Unidirectional IMC with a three-level PWM output stage. 
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There are other topologies related to matrix converters in the literature that can be 
considered as basic classes of MCs. Table 2.2 shows the number of transistors, diodes and gate 
driver sources are needed for such topologies. It is hard to tell which converter is better than the 
others, and the selection must be based on the specific application. 
 CMC  IM
C  
SPMC  VSMC  USMC  ZSMC  SMC3  IMC3  USMC3  
Transistors 18 18 15 12 9 9 24 20 15 
Diodes 18 18 18 30 18 18 30 20 36 
Gate drives 9 8 7 19 7 7 8 8 7 
 
Table 2.2  Comparison of MC topologies. 
2.2 Modulation Techniques for Matrix Converters 
Venturini and Alesina in [51] provided the rigorous mathematical background and 
introduced the name ―matrix converter,‖ elegantly describing how the low frequency behaviors 
of the voltages and currents are generated at the load and the input [52]. Fig.2.16 shows the 
summary of the popular modulation techniques of matrix converters. Besides those shown, there 
are many other application specific techniques, which can be found in [55]-[64]. 
 
















The first versatile modulation method is called direct control is also known as Venturini’s 
modulation.  Output voltages are formed from the fixed amplitude and fixed frequency input 
voltages.  However, as a golden rule to matrix converters, output voltages have variable 
amplitude and variable frequency. Venturini’s first technique had the voltage transfer ratio 
(VTR) of 0.5 only. He then proposed the third harmonic technique to reach the value of 0.866 
[53]. 
A scalar method was proposed by Roy in the late 1980s. The main difference of the 
Roy’s method from Venturini’s is the scalar comparison of input voltages and the instantaneous 
value of output voltage. This technique is similar to Venturini’s third harmonic insertion 
technique but fails at low switching frequencies. In both techniques, adjusting the power factor 
reduces the VTR.   
Carrier based modulation method is commonly used in many applications and is based on 
the sinusoidal pulse width modulation (PWM). The high frequency carrier signal (triangle or 
sawtooth) with an offset voltage and fixed amplitude is compared with a sinusoidal reference 
signal. The amplitude of the reference signal specifies the modulation index and the frequency 
specifies the frequency of output voltages. The same process can be employed for either the 
three-phase or single-phase applications. In [54], a variable displacement angle for the power 
factor is applied to a carrier based method. The main drawback of this method is generation of 
high frequency reference sinusoidal and triangular waveforms in microprocessor based 
applications. Normally reference signals are generated in hardware and this brings extra cost, 
complexity and space issues.    
Space vector modulation (SVM) is a very popular method for matrix converters. This 
method features full control of frequency, amplitude and phase angle of the output voltage, as 
well as a controllable phase angle displacement of the input line currents. This type of 
28 
 
modulation technique was first presented in [55] and has since acquired many extensions. The 
control method is based on rectification and inversion: the rectification stage forms the input 
sinusoidal currents and the inversion stage generates output voltages. The control method 
proposed in Chapter 4 is based on such cascaded SVM stages.  
2.2.1 Space Vector Rectifier Control 
Active and zero states of the rectifier are utilized in the space vector modulation. The 
control algorithm must result in input currents that are sinusoidal with a controllable 
displacement angle with respect to the input voltages. To get unity power factor, input voltage 
has to be synchronized with input currents. A virtual dc link is formed by the chopped input 
voltages. The input currents are represented as the virtual dc-link current,      multiplied by the 
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Space vector modulation is based on transformation of the time-varying values of input 
currents and output voltages. The three-phase systems are transformed into two phase systems. 
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Only nine states are allowed to avoid the open circuit of the dc links. Six of these are 
active states and three are zero states. The nine combinations can be divided into active vectors 
 ,   - and three zero vectors   . These discrete vectors can be associated with the dc link current 
value. For example,       can be derived as: 
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Table 2.3  Switching vector states for rectification stage. 
State Vector 
[
                 




         |   |               
Active       0
          




             
√ 






    
    
Active       0
          




             
√ 






    
     
Active      0
          




0            
√ 






    
    
Active       0
          




          0  
√ 






    
     
Active       0
          




     0       
√ 
    





    
    
Active       0
          




0            
√ 






    
     
Zero             0
          




          




          


























Fig. 2.17  Diagram of input-current space vectors. 
  Fig.2.17 shows the reference input space vector   
  within the current switching hexagon. 
For simplicity the current switching vectors are referred to the input phase potentials connected 
to the dc bus. Only two switches are turned on simultaneously.For instance   (       ) means 








Fig. 2.18   Reference input current space vector with the adjacent vectors. 
 Location of the reference vector within one of the 60
o
 sectors defines the framing vectors 
 λ and  δ as seen Fig 2.18. For example, in Fig. 2.17 the current reference angle is in the first 
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sector. If the input currents are considered constant during the short switching intervals of    
then the reference vector can be expressed as seen in Fig. 2.18: 
  
                           (2.43) 
 The duration of the active vectors (     ) determines the direction and the zero vector 
adjusts the amplitude of    
 . Angle   is the angle of the reference current space vector within 
the considered hexagon sector: 
        
 
 
       ,   -               (2.44) 
where         is a number indicating actual hexagon sector where its range is between 0 to 5. 
Then, the duty ratios of the active,        and zero,      vectors are calculated as: 
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   /                                           (2.45) 
   
  
  
      (  )                                                                                (2.46)            
    
   
  
   (     )                                                                        (2.47) 
where,   is the current modulation index. The current modulation index is the peak value of the 
input current divided by the dc current, that is, 
   
 ̂  
   
                                           (2.48) 
 The value of dc voltage,     can be derived as follows: 
                                                                                    (2.49) 
                 (  )                                          (2.50) 
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   ̂     (  )                                          (2.53) 
where    is the input displacement angle. Under steady state conditions, the dc link voltage is 
constant and the maximum dc voltage occurs when the displacement angle is set to zero. When 
the displacement angle is increased the dc voltage decreases. 
2.2.2 Space Vector Inverter Control 
The magnitudes of switching voltage vectors depend on the dc link voltage and the 
states of the rectifier stage. The magnitudes of the voltage switching vectors become 
 
√ 
 times of 
the dc voltage value. The inverter stage switches are only allowed to form eight states to avoid a 
short circuit. Six of the active vectors  ,   - and two zero vectors    and    form these eight 
states. Table 2.4 lists the switch states of the inversion stage. For instance, space vector   ,   - 
specifies that    is connected to      and the other two phase    and    are connected to     . 
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Symbols   and   in Fig. 2.19 refer to the upper and lower switches of the inverter. For 
example,     means that the upper switch in branch   and the lower switches in branches   and 
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Table 2.4  Switching vector states of the inversion stage. 
Modulation of the active vectors decides the angular position of the averaged output 
voltage vector, while a zero vector is employed to adjust its magnitude. The shoot-through state, 
that is, simultaneous turn-on of both switches in a leg, produces the voltage boost. The reference 
vector of output voltage is defined as 
 ⃗  
       
                                                                         (2.57)       



















Fig. 2.19  Diagram of output-voltage space vectors. 
The location of the reference vector within one of the 60° sectors defines the framing 
vectors       and      , as illustrated in Fig. 2.20. For example, in Fig. 2.19, the reference vector of 









Fig. 2.20  Reference output voltage space vector with the adjacent vectors. 
 The duration of the active vectors (     ) determines the direction and the zero vector 
adjust the amplitude of the   
 . The angle    is the angle of the reference voltage space vector 
within the considered hexagon sector. 
       
 
 
       ,   -               (2.58) 
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Then, the duty ratios of the active,        and zero,      vectors are calculated as: 
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   /                                          (2.59) 
   
  
  
      (  )                                                                               (2.60)            
    
   
  
   (     )                                                                        (2.61) 
where   is the voltage modulation index. The voltage modulation index is the peak value of the 
output voltage divided by the dc voltage. The value of dc output current can be found as follows:  
                                                             (2.62) 
                   (  )                                         (2.63) 
    
√ 
 
   ̂      (  )                                                    (2.64) 
where    is the load displacement angle. 
2.2.3 Indirect Modulation of Matrix Converter 
The time-averaged power outputs from the three-switch rectifying stage and the inverter 
stage are equal. This allows combining the two modulation strategies. The combined duty ratios 
are given by 
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                                     (2.70) 
The selection of zero vectors in the sequence is important for the minimization of the 
number of switchings and the related switching losses. For the minimum switching number, the 
following rules must be applied: 
(1) The rectifier modulation follows the        sequence. 
(2) For an even sector of the output hexagon, the output zero vector is 000. Otherwise, it is 
111. In this sequence, zero vectors are combined and applied with any order. There is no 
need to calculate the zero vectors separately, which saves microprocessor’s memory.  
Duty ratios of the zero vectors are given by: 
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   //                                         (2.71) 
           .   .
 
 
   //  .     .
 
 
   //            (2.72) 
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   //                                   (2.73) 
  To sum up, the combined duty ratios have to be applied in the                            
sequence to obtain the optimal modulation.  The optimization criterion is to minimize the 
number of switching in the matrix converter. The modulator operates in the domain of vector 
states and not that of switch states. The switching sequence ensures that the number of switching 
in the matrix converter is kept at minimum.  
Since both the rectifier stage and the inverter stage have six vectors, the combined stage 
has a total of 36 operation modes. For example if the reference output voltage and reference 
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 Indirect modulation can be applied to both direct matrix converter and indirect matrix 
converter. For instance, if the desired state of the rectifier is to connect input phase ―a‖ to      
and input phase ―c‖ to     . The rectifier control matrix is shown as   ,      -, where ―1‖ 
yields to top on switch and ―-1‖ is the bottom  on switch 
For the inverter stage, the control matrix   is used to determine whether output phases are 
connected either to the positive or to the negative dc link rail. If the desired state of the inverter is 
to connect output phase ―A‖ to      and input phase ―B‖ to     . The inverter control matrix 
has    ,     -. Here ―2‖ yields to the top switch and ―1‖ yields to the bottom switch. The 





]  ,        -  [
               
               
       
]  [
                   
                   
                    
]         (2.80) 
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At the resultant transfer function ―2‖ and ―-1‖ represents the ―on‖ switches for direct matrix 
converter. For this example, (          ) must be turned on for the current switching sequence. 
Fig. 2.21 through Fig 2.29 show an example optimum sequence where the inverter space 
vector is in sector 2 and rectifier space vector in sector 4. The switching sequence is     














  SaA      SbA     ScA
SaB     SbB      ScB
  SaC    SbC     ScC
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  SaA      SbA     ScA
SaB     SbB      ScB
  SaC    SbC     ScC
 
Fig. 2.29  Step 9:     where      and      . 
2.3 Conclusion 
In this chapter, various topologies of matrix converters were investigated. Sparse type 
converters provide excellent solution to direct and indirect matrix converters that suffer from 
high number of power switches and control drivers. Also, the operating principles and space 
vector modulation for the matrix converter have been reviewed. By applying the space vectors 
concept to compute the duty cycles for the switches, the matrix converter is modulated so that its 









Boost Network Topologies  
 
 In common practice, a transformer at line frequency is utilized to boost the voltage 
following by the dc-ac conversion. Line frequency transformers result in large size, loud acoustic 
noise, and high costs. In addition, the inverter may need to be oversized to withstand the wide 
input voltage variations. The apparent power ratings of the inverter need to be doubled if the 
input voltage varies in the 1:2 range. 
 To avoid the transformer and minimize the required apparent power ratings of the 
inverter, a high frequency dc-dc converter is employed to step up the voltage. However, the 
additional power stage conversion plus the drivers bring additional costs. The cost of the 
converters is higher in high power applications; therefore an additional power stage may not 
affect drastically affect the cost-profit ratio.  On the other hand, the cost of lower power 
capability converters increased in drastically with an additional power stage.  
 There are alternative solutions utilized to realize the inversion and boost functions in a 
single stage. This chapter describes four networks that employ inductors and capacitors in an X 
shape arrangement and which are called Z-sources. The inductors and capacitors in Z-sources are 
energy devices and can be optimally designed to ensure small size and low cost.  Inverters 
incorporating these networks inherit the advantages of the traditional voltage source inverters. As 
no dead time is needed, the control accuracy and harmonic content can be improved. 
Furthermore, Z-sources reduce the apparent power requirements.  
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3.1 Z-source Network 
A Z-source inverter (ZSI), shown in Fig. 3.1, utilizes shoot-through states to boost the 
output voltage that improves the inverter reliability and improves the dc-ac conversion [6]. For 





























Fig. 3.1  Z-source inverter. 
The ZSI employs an X shape LC network between the input voltage and the inverter 
bridge. An additional shoot-through state is employed together with traditional eight switching 
states, that is, six active states (SV [1-6]) and two zero states (SV0, SV7). They are illustrated in 
Fig. 3.2. One can intentionally insert the shoot-through state to boost the voltage, overcoming the 
voltage limitations of the traditional voltage source inverter (VSI) or the current source inverter 
(CSI). 
The reliability of the ZSI is high due to its ability to handle shoot-through. In practical 
applications, a dead time has to be applied to the power switches of the VSI to avoid short 
circuits. Dead time is absent from Z-source converters as the shoot-through is actually desirable 
for boosting the voltage [56-62]. 



























































































































































































Fig. 3.2  States of the VSI (dark power switches are on, grey switches are off). 
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Shoot-through can occur in any of the three ways shown in Fig. 3.3. Any phase leg can be 
shorted as needed. However, a trade off in the control must be made. One can either reduce the 
switching frequency by shorting one or two phase legs or reduce the current stress on each 



















































































Fig. 3.3  Instances of shoot-through states. From top to bottom (a) three legs shoot-through (b) two legs shoot-
through (c) one leg shoot-through. 
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3.1.1 Operation Principle 
Figs. 3.4(a) and (b) illustrate the non-shoot-through state and the shoot-through state of 
the Z-source, respectively. In the non-shoot-through states, capacitors    and    are charged by 
the input voltages. In 3.4(b), the inverter is operating under the shoot-through condition to 
provide the voltage boost. The duration of the shoot-through state depends on the desired voltage 
boost factor. Due to the reverse-biased input diode, the coupling between the rectifier and 


























Fig. 3.4  Equivalent circuits of the Z-source: (a) non-shoot-through state, (b) shoot-through state. 
3.1.2 Circuit Analysis 
 Assuming the same inductance ( ) and capacitance for the inductors    and    and 
capacitors   and   , the symmetry of the Z-source network yields: 
                                (3.1) 
                                            (3.2) 
The capacitor voltage    remains steady within one switching cycle   if the capacitance selected 




The total time of all the intervals of the shoot-through switching state within one 
switching cycle   is    and     denotes the voltage over the inverter legs. The circuit in the short 
through state are  
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-,           (3.4) 
Whenever the inverter falls into one of the eight non-shoot-through states, the total time of all the 
intervals of the states within the switching cycle is   , where 
                                                                               (3.5) 
In the steady state, we have 
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- ,                                                (3.7) 
where     denotes the magnitude of DC source current. 
From the volt-second balance law the average inductor voltage drop      within one 
switching cycle is zero: 
     
       (      )
 
                (3.8) 
As           at all times, then 
    ∫
 
 
(     )   
 
 
                                                    (3.9) 
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From the ampere-second balance law the average capacitor current within one switching cycle is 
zero, so that  
     
  (   )   (      )
 
               (3.10) 
As          at all times, then 
      
 
 
∫ (     )   
 
 
                                                   (3.11) 
The relation between capacitor voltage    and DC source voltage     is 
  
   
 
  
     
                                                (3.12) 
The average input voltage to Z-source network is  
                                    (3.13) 
And the average dc-link voltage     is given by 
      
  
     
                                (3.15) 
The relation between the inductor current    and DC source current     is obtained as: 
  
   
 
  
     
 or    
  
 
                        (3.16) 
where,   is the non-shoot-through duty ratio. The average input current      to Z-source 
network is given by 
                       (3.17) 
The average dc-link current      is then given by 
     =2   
  
 
                          (3.18) 
and, from Eqs. (3.17) and (3.18), the average current into the Z-source network is the inductor 
current, that is 
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                                               (3.19) 
3.1.3 Boost Factor and Voltage Gains  
If the boost factor B is defined as 
  
   
   
 
 
         
                                     (3.20) 
where,        is the shoot-through duty ratio, then the peak voltage of the DC link voltage        
is given by 
                           (3.21) 
The relation between    and     is 
   (   )
   
 
               (3.22) 
The peak voltage between   and   is only available within the intervals of the non-shoot-
through switching states of the inverter bridge, and only within such intervals can the bridge 
operate as a VSI inverter. So the peak voltage between   and   is equivalent to the dc link 
voltage of the classic VSI inverter. If the peak phase AC voltage is denoted by       , then 
        
   
 
                     (3.23) 
where, m is the modulation index and         constraint must be satisfied. From Eqs. (3.21) 
and (3.23), 
         
   
 
                                    (3.24) 
It can be seen that the boost factor affects the ratio of input and output voltages. It can be 
adjusted by varying the shoot-through duty ratio. In control of the converter output voltage, the 
modulation index and the shoot-through ratio play an essential role. Table 3.1 shows the effect of 
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the shoot-through duty ratio on Z-source inductor and capacitor voltages and currents. Here   is 
the input current blocking diode and    is the shoot-through switching function (e.g. if      
shoot-through states, else      active and zero states)  
Voltage ratios Duty ratio effect Current relations Duty ratio effect 
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Table 3.1  Governing functions of ZSI. 
3.1.4 Design Guideline 
 The maximum current stress in the device can be calculated from the following equation:  
     
    
    
     
    
    
  
    
   
             (3.25) 
where      is the maximum transient output power and      is the average output power. The 
current stress can be reduced by turning two or all phase legs during shoot-through for three-
phase systems in order to distribute     into different phase legs. 
 To determine the inductance and capacitance of the Z-source network the input power is 
assumed to be constant. The ripple power is absorbed by the capacitors of the Z-source network. 
The ripple power absorbed by the capacitors is calculated as: 
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           (3.26) 
where   is the average voltage across the capacitor,   is the total capacitance of the two 
capacitors in Z-source. Thus, the capacitance can be chosen to limit the voltage ripple to be less 
then   . Based on the voltage ripple across the capacitors, the ripple voltage across the inductor 
is the voltage difference between the capacitor and the voltage between   and  . As the capacitor 
voltage is known with     ripple, the voltage between   and   is zero during shoot-through and 
        for the non-shoot-through states. Therefore, the voltage ripple across the inductor is: 
         .  
   
 
/                    (3.27) 
Limitations of the ripple can be application specific or design specific. Energy holding 
inductors are costly, depending on their size. The higher ripple smoothing ability brings 
additional costs and size. The optimum voltage ripple should also be obtained considering the 
power efficiency of the converter; mainly including the conduction and switching losses, and the 
stability due to the dynamic load. 
3.2 Series Z-source Network 
Together with all the merits of Z-source inverters there are also some drawbacks. To 
perform the voltage boost, Z source capacitors voltage is larger than the input voltage. Thus, high 
voltage capacitors are needed in the network. Also due to high rated capacitors, converter cannot 
hold back the rush current and resonance between the capacitors and the inductors. To solve 
these problems series Z-source networks were proposed in [13]. 
In the ZSI, the Z-source network influences the system weight and volume. The system’s 
power density can also be improved by minimizing the size of Z-source network. The size of the 
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Z-source capacitors can be minimized by improving the series ZSI topology as well. The power 
source is in series with the inverter bridge, and displays reduced voltage across both capacitors 
and the soft start capability. Compared to traditional ZSI, the improved ZSIs can reduce the size 
and cost of the capacitor in a Z-source network with higher power density. All the ZSIs utilize 
the shoot-through state to boost the voltage and can therefore be modulated with the same PWM 
strategies [63], [65].  
The series Z -source inverter (SZSI) is shown in Fig. 3.5. The components used are the 
same as in the Z-source inverter. The difference is that the positions of the bridge and diode are 
interchanged and their connection direction is reversed. The voltage polarity of the Z -capacitors 
in the topology keeps the same input voltage polarity. Therefore, the Z -capacitor voltage stress 
can be greatly reduced and get the same boost voltage across the inverter bridge. In addition, 



























Fig. 3.5  Series Z-source inverter. 
 
 
The SZSI can be derived directly for the traditional ZSI within six stages. By exchanging 
the position of the DC source and the diode, the capacitor voltage is replaced by the voltage 
53 
 
source V1, the traditional ZSI shown in Fig.3.6 exists a voltage triangle ABC that is composed of 
































Fig. 3.6  Derivation stage 1 of series Z-source inverter. 
The voltage triangle ABC can also be composed of    ,    and a virtual voltage source     
































Fig. 3.7  Derivation stage 2 of series Z-source inverter. 
Replacing    with the capacitor voltage shown in Fig 3.8 results in power source in series 


































Fig. 3.8  Derivation stage 3 of series Z-source inverter.                            
Exchanging the position of the power source and inductor the voltage triangle DEF composed of 





























                 Fig. 3.9  Derivation stage 4 of series Z-source inverter.              
The voltage triangle DEF can also be composed of     ,    and a virtual voltage source   , 





























Fig. 3.10  Derivation stage 5 of series Z-source inverter 
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Finally, voltage V2 can be replaced with the capacitor voltage shown in Fig. 3.11 and this 





























Fig. 3.11  Derivation stage 5 of series Z-source inverter. 
3.2.1 Operation Principle 
An equivalent circuit of the series Z-source, placed between the input and inverter stages, 
is shown in Fig. 3.12(a) during the non-shoot-through states and in Fig. 3.12(b) during the shoot-




























Fig. 3.12  From left to right (a) non-shoot-through states (b) shoot-through states. 
Duration of the shoot-through state depends on the desired voltage boost factor. Due to 
the reverse-biased diode, the coupling between the input and inverter stages is broken. Inductor 
   is charged from    and inductor    from   . When there is no shoot-through, capacitor 
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voltages are zero. When the converter is in the soft starting stage, capacitor voltages increase 
gradually, which reduces the excessive inrush current. 
3.2.2 Circuit Analysis 
 The derivation of the circuit is similar to the ZSI. Assuming that Eq. (3.1) and Eq. (3.2) 
are valid, in the shoot-through state, 
                                        (3.28) 
When in the non-shoot-through state the inverter stage turns out to be a current source where 
current is zero in zero states. Then, 
                       (3.29) 
The average value of inductor voltage over one switching period is  
    
      
         
             (3.30) 
The above derivation shows that when the shoot-through duty ratio is zero then the capacitor 
voltage is zero, too. This leads to the ability of soft-starting by increasing the shoot-through duty 
ratio gradually. 
The peak dc-link voltage over the output phase legs and the output phase voltage can be 
expressed as 
           
 
         
                  (3.31) 
    
   
 
   
  
 
                              (3.32) 
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From (3.25), it can be seen that    decreases while the voltage boost remain the same. Since the 
Z-inductor current discharges the Z-capacitor, the ripple of the capacitors in the inverter is 
expressed as 
    
          
 
                           (3.33) 
where,     is the average inductor current. 
 In non-shoot-through states, the Z-source inductor current decreases, but the inductor 
current increases, and the resultant current ripple is the same as in the traditional Z-source 
inverter and it can be expressed as 
    
(        )    
 
 
      (        )    
(          ) 
            (3.34)  
Relative equations of the series Z-source inverter that can be used for advanced control 
systems are provided in Table 3.2. 
Voltage ratios Duty ratio effect Current relations Duty ratio effect 
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Table 3.2  Governing equations of series Z-source inverter. 
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3.3 Quasi Z-source Network 
The quasi Z-source network, which was first introduced in [12], constitutes a voltage-
boosting dc link based on two capacitors, two inductors and a diode. The output stage, a classic 
three-phase inverter, contains six switches and six diodes. The equivalent circuits of the quasi Z-
source with continuous input current under the non-shoot-through and shoot-through conditions 































Fig. 3.13  Quasi Z-source inverter. 
Compared to traditional Z-source inverters, quasi Z-source inverters have several advantages, 
including lower component ratings, reduced source stress and wider range of gain [65]-[68]. The 
system has two modes as shown in Fig.3.14. 
The first mode will make the inverter short circuit via any one phase leg, combinations of 
any two phase legs, and all three-phase legs in Fig.3.13, As before, that is referred to as the 
shoot-through state. As a result, the diode    is turned off due to the reverse-bias voltage. Its 
equivalent circuit is shown in Fig.3.14 (a). The second mode mode will make the inverter operate 
in one of the six active states and two traditional zero states, which are referred to the non-shoot-



































Fig. 3.14  Inverter states: (a) shoot-through states (b) non-shoot-through states. 
3.3.1 Circuit Analysis  
The system equations are almost identical to those of the Z-source inverter. Table 3.2 lists 
the essential equations that are required to implement any kind of control of this type of 
inverters. During non-shoot-through states, we get 
                         (3.35) 
                       (3.36) 
                    (3.37) 
                               (3.38) 
During the shoot-through state; we have 
                         (3.39) 
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                                             (3.40) 
                           (3.41) 
                    (3.42) 
At steady state, the average inductor voltage is zero. Thus, 
    
  (       )   (       )
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              (3.44) 
From Eqs. (3.41) and (3.43), the capacitor voltages are 
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                 (3.46) 
Finally the peak dc link voltage over the inverter bridge is 
           
 
     
      
 
   
  
 
                 (3.47) 
The following equations are derived for the selection of the network inductor and 
capacitor from the ripple equations: 
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              (3.48) 
where,    is the inductor’s  allowable current ripple ratio and    is the capacitors allowable 
voltage ripple ratio. The system equations are provided in Table 3.3. 
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Voltage ratios Duty ratio effect Current relations Duty ratio effect 
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Table 3.3  Governing equations of quasi Z-source inverter [12]. 
3.4 Switched Inductor Z-source Network 
An expansion of the Z-source dc link for buck-boost inverters, called a switched-inductor 
Z-source, shown in Fig.3.15, was recently proposed in [14]. In practical applications, in order to 
provide a high boost factor for a low-voltage dc power source, the Z-source converter operates 




































Fig. 3.15  Switched inductor Z-source 
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The constraints of a low modulation index and a long shoot-through state cause a conflict 
between the output power quality and system boost ability. Therefore, the practical boost factor 
of Z-source impedance network is restricted. The switched-inductor Z-source network aims at a 
solution of that problem. The condition of low modulation index will result in poor inversion 
ability at the fundamental frequency with high total harmonic distortion values, and 
consequently, the final ac output performance will be degraded significantly. For an optimum 
system design of the Z-source inverter, the practical values of modulation index must be close to 
unity [71], [72]. 
 Equivalent circuits of the switched-inductor Z-source under the non-shoot-through and 
shoot-through conditions are shown in Fig. 3.16 (a). It illustrates situation when diodes D2 and 
D5 are on and the other ones are off. Inductors L1 and L2 are in series, as are inductors L3 and L4. 
Capacitors    and    are simultaneously charged by the rectified input voltages. In Fig.3.16 (b), 
the inverter is operating under the shoot-through condition to boost the output voltage. Now, 
diodes D1, D3, D4, and D6 are on while D2 and D5 are off. The parallel inductors L1 and L2 are 














































3.4.1 Circuit Analysis 
As all the inductors have the same inductance and all capacitors the same capacitance, the 
symmetry of the switched-inductor network yields 
                                                                                                                 (3.49) 
Similarly, in the non-shoot-through states of the converter, inductor voltages are 
                               (3. 50) 
In the shoot-through states, the top-side inductors and bottom-side inductors are connected in 
series. It can be shown that their voltages are  
           
  
      
(        )
                                                                    (3.51) 
In the non-shoot-through states, the top-side inductors and bottom-side inductors are 
connected in series. It can be shown that their voltages are  
                                                                                      (3.52) 
The averaged voltage of inductors over a switching period should be zero. Thus, combining Eqs. 
(3.51) and (3.52) gives 
              (       )     (       
      
(        )
  )             (3.53) 
           
        
         
                 (3.54) 
Then the boost factor can be found as follows: 
   
        
         
                   
        
         
               (3.55) 
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The equations of the switched inductor Z-source inverter are provided in Table 3.2. 
Voltage ratios Duty ratio effect Current relations Duty ratio effect 
  
   
 
        
         




        
        
              
                 
 
   
 
   
   
 
        
         
            
  
   
    
        
         
           
 
Table 3.4  Governing equations of switched inductor Z-source inverter. 
3.5 Conclusion 
The chapter reviewed the major boost type inverters. The operation principles, circuit 
analysis and theoretical results were researched. The inverters are similar but has significant 
advantage over the conventional inverters.  The level of boosting the voltage, lower component 
ratings, reduced voltage stress, reduced component count and simplified control strategies are the 
main comparison parameters. 
A grid-connected PV power generation system is one of the most promising applications 
of such converters. For instance, a Z-source based PV power generation system is intended as a 
grid connected system and transfers the maximum power from the PV array to the grid by 
maximum power point tracking technology. This implies the efficiency and reduces the cost of 




Three Phase to Three Phase Matrix Converters with Z-sources  
 
In spite of extensive research over the last two decades, matrix converters have rarely 
been employed in commercial products due to their complex modulation techniques, low voltage 
gain, and high number of semiconductor switches. Recently, sparse and ultra-sparse matrix 
converter topologies, often categorized as indirect matrix converters, have been proposed to 
reduce the switch count. To increase the voltage gain, various control algorithms and topologies 
was developed. One of the most effective solutions is the use of the Z-source concept. As 
described in [6], the Z-source network has been originally proposed as the dc link for boost 
voltage-source inverters. In such an inverter, the dead time is not needed, which improves the 
quality of output power and reliability of the converter.  
Work on matrix converters has been focused on modeling and control, pulse-width 
modulation (PWM), applications and alternative topologies. However, Z-source matrix 
converters have found very limited coverage in the literature. In [40], the Z-source concept is 
extended on direct matrix converters, a family of Z-source matrix converters is explored, and 
their operating principles and characteristics are analyzed. In [11], a grid interface for wind 
turbine generators based on an ultra-sparse matrix converter is described. The system integrates a 
generator-side three-switch buck-type rectifier and a grid-side Z-source inverter. Aforementioned 
topologies, often designated for renewable-energy systems, integrate a source-side buck-type 
rectifier and a load-side inverter. The Z-source, placed in a cascade arrangement between those 
the rectifier and the inverter, allows boosting the voltage two to three times. It has drawbacks. 
Firstly the voltage across Z-source capacitors is larger than the input voltage. This require the use 
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of larger capacitors, which increases the overall cost and volume. Secondly, the inrush current 
and resonance in the Z-source network at startup are not suppressed. 
We propose a three-phase/three-phase ultra-sparse matrix converter utilizing a series Z-
source, quasi Z-source and switched inductor Z-source. Series Z-source, quasi Z-source and 
switched inductor Z-source is inserted in either rail of the indirect matrix converter. A newly 
developed optimal PWM technique is employed in the converters. The operating principles and 
comparison with the traditional topology are discussed. The novel converters constitute an 
improvement over the cascaded Z-source matrix converter by reducing the voltage across Z-
source’s capacitor limiting the inrush current at startup for series Z-source and widening the 
boost ratio for quasi Z-source and very high boost ratio for switched inductor Z-source matrix 
converter. Here, experimental results of investigation of those converters are presented to verify 
the effectiveness of the proposed topologies and control strategies in providing a high boosting 
capability. Also, the quality of input/output currents is assessed via the fast Fourier transform 
(FFT) analysis. 
The switched-inductor Z-source inverter increases the boost factor of a classical ZSI by 
adding six diodes and two inductors while solving the conflict between the modulation index and 
shoot-through duty ratio to improve the power quality and boost ability. With the additional LC 
impedance network, the quasi-Z-source inverter utilizes the shoot-through states to boost the DC 
bus voltage by turning on both the upper and lower switches of a phase leg. This can reduce or 
boost the voltage to a desired level, usually higher than the available DC bus voltage. 
Certain clean-energy systems, such as residential wind-power, often employ low-voltage 
gearless generators. The overall simplicity of proposed converters makes them viable alternatives 




4.1.1 Series Z-source Matrix Converter  
Series Z-source network, an expansion of the popular concept of Z-source dc link, was 
originally proposed for boosting the output voltage of power electronic inverters. In this paper, it 
is extended on a three-phase indirect matrix converter. The converter is based on the ultra-sparse 
matrix topology characterized by the minimum number of semiconductor switches. The series Z-
source network is placed between the three-switch input rectifier stage and the six-switch output 
inverter stage in either the positive or negative rail. 
The proposed converter is based on the ultra-sparse matrix topology. In the indirect-
matrix topologies, the basic function of the converter is realized by splitting the ac-to-ac 
conversion into the ac-to-dc and dc-to-ac stages shown in Fig.4.1. The enhanced Z-source 
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4.1.2 Quasi Z-source Matrix Converter 
A circuit diagram of the quasi Z-source matrix converter is shown in Fig.4.2. The input 
stage is based on the ultra-sparse matrix converter topology and consists of three switches and 
twelve diodes, and it rectifies the three-phase input voltages.  
The quasi Z-source network constitutes a voltage-boosting dc link based on two 
capacitors, two inductors and a diode. The output stage, a classic three-phase inverter, contains 
six switches and six diodes. Thus, not counting the blocking diode in the dc link, the converter is 
comprised of nine switches and eighteen diodes. For comparison, the classic three-phase to 
three-phase matrix converter employs nine bi-directional switches, that is, nine unidirectional 
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Fig. 4.2  Quasi Z-source matrix converter. 
4.1.3 Switched Inductor Z-source Matrix Converter 
Circuit diagrams of the switched-inductor Z-source matrix converter are shown in 
Fig.4.3. The main limitations of the front end rectifier stages are the unidirectional power flow 
and the π/6 displacement angle of the input current. The switched-inductor network constitutes 
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voltage-boosting DC links that including 6 diodes, four inductors and two capacitors. The output 










































Rectification Stage Inversion Stage
DC Boost Stage  
Fig. 4.3  Switched inductor Z-source matrix converter. 
4.2 Operation 
4.2.1 Series Z-source Matrix Converter 
 An equivalent circuit of the series Z-source, placed on the positive rail between the 
rectifier and inverter stages, is shown in Fig. 4.4 (a) during the non-shoot-through states and in 
Fig. 4.4 (b) during the shoot-through states. In the non-shoot-through states, the rectifier stage 
produces         or zero, depending on the position of the input current vector. Capacitors    
and    are charged by any of the rectified input voltages. In Fig. 4.4 (b) the inverter is operating 
under the shoot-through condition to provide the voltage boost.   
The duration of the shoot-through state depends on the desired voltage boost factor. Due 
to the reverse-biased rectifier diodes, the coupling between the rectifier and inverter stages is 































         (b) 
Fig. 4.4  Top to bottom (a) non-shoot-through states (b) shoot-through states. 
 
When there is no shoot-through, capacitor voltages are zero. When the converter is in the soft 
starting stage, capacitor voltages increase gradually, which reduces the excessive inrush current. 
4.2.2 Quasi Z-source Matrix Converter 
Fig.4.5 (a) illustrates situation when diode D1 is on. Capacitors    and    are 
simultaneously charged by the rectified input voltages. In Fig.4.5 (b), the inverter is operating 

































Fig. 4.5  (a) shoot-through states (b) non-shoot-through states. 
4.2.3 Switched Inductor Z-source Matrix Converter 
Equivalent circuits of the switched-inductor Z-source under the non-shoot-through and 
shoot-through conditions are shown in Fig.4.6. Fig.4.6 (a) illustrates the situation when diodes 
D2 and D5 are on and the other ones are off. Inductors L1 and L2 are in series, as are inductors L3 
and L4. Capacitors    and    are simultaneously charged by the rectified input voltages. In 
Fig.4.6 (a), the inverter is operating under the shoot-through condition to boost the output 
voltage. Now, diodes D1, D3, D4, and D6 are on while D2 and D5 are off. The parallel inductors L1 













































Fig. 4.6  The equivalent circuits are (a) shoot-through states (b) non-shoot-through states. 
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4.3 Circuit Analysis 
4.3.1 Series Z-source Matrix Converter 
Considering that all the inductors have the same inductance and all capacitors the same 
capacitance, the symmetry of the series Z-source network yields 
                                                    (4.1) 
In the shoot-through states, as the inverter side is shorted, inductor voltages are 
                                                        (4.2) 
Here,      is the virtual dc link voltage (Vpn, Vnp, or 0) produced by the rectification stage. In the 
non-shoot-through states of the converter, inductor voltages are 
                                                           (4.3) 
Applying the volt-second balance principle to inductor voltages yields 
          (       )  (        )     (   )                    (4.4) 
where Ts is the switching period and        is the shoot-through duty ratio. Therefore, 
   
      
         
                                              (4.5) 
 From this deviation, we can see that in the series Z-source matrix converter, when the 
shoot-through duty ratio is zero, the Z-source capacitor voltage is zero. When the converter is in 
the soft starting stage,    is zero naturally, so if we control        to increase gradually from 




In the non-shoot-through state, the KVL in the closed loop can be written as 
                                                      (4.6) 
where Vdc is the voltage at the output of the Z-source network. This voltage is the input of the 
inversion stage. Finally, the boost factor, B, can be calculated using Eqs. (4.3), (4.5), (4.6),  and 
the following equation 
    
 
         
                                        (4.7) 
Summarizing the results, the average value of capacitor voltages,      
   
        
         
                                     (4.8) 
and the boost factor is given by 
  
 
         
                                             (4.9) 
The fundamental component of the output voltage,  ̂   , for the matrix converters under 
consideration can be written as 
 ̂    
 
√ 
                                              (4.10) 
where mv is the voltage modulation index.  
Neglecting the power losses in the rectification stage, the input power, Pin, can be 
assumed equal to the output power of the front side of the matrix converters. Thus, 
                               
 
 
 ̂   ̂                 (4.11) 
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Here, Pvir, and Ivir are the output power and current of the rectification stage, respectively,  ̂   
and  ̂   are the fundamental components of the input current and voltage, respectively, and    is 
the desired input current displacement angle. For unity power factor,   should be zero. 
The rectifier stage modulates the input current with a modulation index, mc, defined as 
   
 ̂  
    
                                                     (4.12) 
From Eqs. (4.11) and (4.12), 
     
 
 
   ̂                                      (4.13) 
and substituting Eq. (4.13) in Eq. (4.10) yields, 
 ̂    
√ 
 
      ̂     (  )                            (4.14) 
Eq. (4.14) describes the relation between the output and input voltages of the proposed matrix 
converters. The shoot-through duty ratio cannot be greater than the voltage modulation index, so 
for the maximum boosting the following two rules are obeyed in the switching strategy 
    ,             and                            (4.15) 
4.3.2 Quasi Z-source Matrix Converter 
A similar analysis as that of the series Z-source network can be carried out for the quasi 
Z-source network. Summarizing the results, the average values of capacitor voltages     and     
in the quasi-Z-source network are: 
       
        
         
                                                                              (4.16) 
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                                                                                     (4.17) 
and the boost factor is given by 
  
 
         
                                                                             (4.18) 
 The fundamental component of the output voltage,  ̂   , for the matrix converters under 
consideration can be written as 
 ̂    
 
√ 
                                                                                            (4.19) 
where    is the voltage modulation index. Neglecting the power losses in the rectification stage, 
the input power,    , can be assumed equal to the output power of the front side of the matrix 
converters. Thus, 
                            (  )  
 
 
 ̂   ̂     (  )                    (4.20) 
Here,     , and      are the output power and current of the rectification stage, respectively,  ̂   
and  ̂   are the fundamental components of the input current and voltage, respectively, and    is 
the desired input current displacement angle. For unity power factor,    should be zero. 
From Eqs. (4.19) and (4.20),  
     
 
 
   ̂     (  )                                                                   (4.21) 
and substituting Eq. (4.21) in Eq. (4.19) yields, 
 ̂    
√ 
 
      ̂     (  )                                                             (4.22) 
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4.3.3 Switched Inductor Matrix Converter 
Considering all the inductors have the same inductance and all capacitors the same 
capacitance, the symmetry of the switched-inductor network yields 
                                                                                            (4.23) 
In the shoot-through state, voltage across    is equal to   . Applying the volt-second balance 
principle, voltage across    in the non-shoot-thorough state can be found as 
     
      
        
                                                                              (4.24) 
where        is the shoot-through duty ratio. 
 Applying the volt-second balance principle to    yields  
             (        )       (           )                      (4.25) 
where Ts is the switching period. Substituting (4.24) in (4.25) gives 
              (        )       (        
      
        
  )          (4.26) 
Therefore, the capacitance voltage is 
   
        
         
                                                                                         (4.27) 
In the non-shoot-through state, the KVL in the closed loop can be written as 
                                                                                                (4.28) 
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where Vdc is the voltage at the output of the switched inductor Z-source network. This voltage is 
the input of the inversion stage. Finally, the boosting factor, B, can be calculated from the 
following equation:  
    
        
         
                                                                               (4.29) 
As in the other two proposed converters, Eq. (4.22) is valid for switched inductor Z-source 
matrix converter. 
4.4 Design of Passive Components 
 The traditional matrix converter is often referred to as an all silicon solution to the ac-ac 
power conversion. In addition to the network components in boost matrix converters, there are 
other passive elements, mainly input filter needed to realize the matrix converter. Furthermore, 
an optional overvoltage clamp circuit is desirable as well, but it increases the number of reactive 
elements in the overall topology. 
4.4.1 Input Current Filter 
 For the proposed converters, the load is assumed to be inductive, that is, of the current-
source type. For the highest possible boost ratio converters are controlled to achieve a high input 
power factor. If      (  )    then the grid supplies to the load only the active power. The 
commutation of matrix converters requires a capacitor bank near the input terminals. This can 
decouple the line inductance from the commutation circuit and the leakage inductance can cause 
problem during commutation. The input capacitors along with the inductors form a second-order 
filter for the input current. To assure the appropriate low cut-off frequency an additional 
inductance must be inserted in series with the line inductors. 
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 As shown in the proposed converters, the filter capacitors are Y-connected to virtual 
neutral point. This connection is preferable to the delta connected capacitors, because of the 
resultant reduction of voltage ratings of the capacitors. The total input inductance in the filter is 
the line inductance and filter inductance. For the minimum loss in the filter and the cost 
efficiency, the filter components should be minimized. 
 The performance of the input filter is mainly evaluated from the input voltage frequency. 
Due to the capacitors, the filter draws reactive currents. This current is determined as: 
   
   
  
 
   
 (             )
                      (4.30) 
where    is the no load current,    is the total impedance,     is the input voltage and     is the 
angular frequency of the input voltages. The approximation neglects the voltage drop across the 
inductors due the no load current.  
 The fundamental component of the current drawn by the proposed converters     is 
determined by the output power of the converter and the input voltage level. With another 
approximation here, considering the lossless converters: 
    
    
 (            )
 
      √    
            
       
          (4.31) 
where       is the output power of the converter. The total input current of the converter and the 
filter is the no load current and the active current drawn from the converter 
            
      √    
            
       
                                     (4.32) 
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Eq. (4.31) shows that the input current has a leading phase angle and a constant reactive 
current decided by the choice of the filter capacitor. The active part of the current is determined 
by the output power. The choice of the capacitors depends upon the rated power of the converter 
[76]. From Eq. (4.32), the phase angle can be calculated as 
      
  0
  
   
1             (4.33) 
and the capacitance is 
   
         
    
    
                 (4.34) 
The choice of inductance should be linked to the chosen capacitor by the desired capacitor cut-
off frequency of the filter. The filter design is a compromise between the inductor and the 
capacitor design. A small capacitor assures high    (  ) but requires a large inductor to ensure 
an appropriate cut-off frequency. The size of the inductor is limited by the input voltage drop 
[19]. 
4.4.2 Network Components 
Based on the circuit analysis, the average current through the inductor equals that of the 
rectifier in the steady state. Therefore, the average current through the rectifier and inductor is 
   
    
    
 




/ ̂       
                                    (4.35) 
 The Z-source network capacitor value is selected according to the desired voltage ripple 
and the capacitor current. During the shoot-through the network inductor current flows through 




    
  
 
                                                                     (4.36) 
If     is selected as          , then 
  
        
     
   
(         )  
       
                                               (4.37) 
Substituting Eq. (4.35) into Eq. (4.37) yields, 
  
(         )        
     (        )      
       
                                     (4.38) 
 The network inductor value is selected with respect to a specified current ripple. During 
the non-shoot-through state, the network inductor current decreases, and the inductor voltage 
equals the Z-source capacitor voltage; therefore, the inductor current ripple can be expressed as 
    
  
 
 (        )                                (4.39) 
If     is selected as          , then 
  
(        )  
     
   
      (        )  
(         )     
                     (4.40) 
      
      (        )  
(         )       
   
                           (4.41) 
The presented analysis has been done for the series Z-source matrix converter. Similar 
analyses can be carried out for the all the other network. The inductor current ripple can be the 
same in these topologies. However, the capacitor value should be selected individually, due to 
the different capacitor voltages between the topologies. 
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4.5 Switching Strategy 
Control of the Z-source matrix converters is based on the combined space vector 
rectification (SVR) and space vector inversion (SVI) pulse width modulation techniques. The 
control strategy for the front end rectifier is shown in Fig. 4.7. Switches of the rectifier are 
controlled using the SVR technique. Regarding the input-current vectors shown in Fig. 4.7, a 
reference angle is in the first sextant, so SRa must be turned on at all times, SRb and SRc must be 
turned on and off to draw sinusoidal input currents. Only two switches are turned on 
simultaneously. Location of the reference vector within one of the sextants defines the framing 




















Fig. 4.7  Diagram of input-current space vectors. 
The reference current vector is synthesized from the adjacent vectors and a zero vector. 
Denoting the local angle of the reference current by θR, the duty ratios of the active, dλ, dδ and 
zero, d0R, vectors are calculated from the classic formulas for space vector PWM: 
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   /                              (4.42) 
        (  )                                            (4.43) 
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Fig. 4.8  Reference input-current space vector with the adjacent vectors. 
The back-end inverter switches are controlled using the SVI technique. Fig. 4.9 shows the 
output-voltage vectors where symbols p and n refer to the upper and lower switches of the 
inverter. For example, pnn means that the upper switch in branch A and the lower switches in 
branches B and C are turned on, while ppn indicates that the upper switches in branch A and B 
and the lower switch in branch B are on. The back-end inverter utilizes two zero voltage vectors, 
six active voltage vectors, and one shoot-through state, which is forbidden in conventional 
matrix converters and inverters. 
The location of the reference vector within one of the sextants defines the framing vectors 
Vα and Vβ, as illustrated in Fig. 4.10. For example, in Fig. 4.9, the reference vector of output 
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Fig. 4.10  Reference output voltage space vector with the adjacent vectors. 
The modulation of the active vectors decides the angular position of the averaged output 
voltage vector, while a zero vector is employed to adjust its magnitude. The reference vector of 
output voltage is defined as 
 ⃗  
       
                                             (4.45) 
where      is the desired output line voltage and  o is the output radian frequency. 
Denoting the local (in-sextant) angle of the reference voltage by θi, the duty ratios of the 
active, dα, dβ and zero, d0i, vectors are calculated as: 
        .
 
 
   /                              (4.46) 
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        (  )                                              (4.47) 
       {
(   )  (    )                                  
(   ) (  )                                  
                                      (4.48) 
      (            )                    (4.49) 
The values of mv and dsh-th are dependent. If mv is set close to one, then the voltage gain 
approaches zero because of the limited zero vectors. The time-averaged power outputs from the 
three-switch rectifying stage and the inverter stage are equal. This allows combining the two 
modulation strategies. Assuming the input displacement angle of zero (unity power factor), the 
combined duty ratios are given by 
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   /    .
 
 
   /                (4.50) 
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   /    (  )                     (4.51) 
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   /                              (4.52) 
           (  )    (  )                          (4.53) 
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                             (4.54) 
where                                                  (4.55) 
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Typically for the space vector modulation, selection of zero vectors in the sequence is 
important for minimization of the number of switchings and the related switching losses. For the 
minimum switching number, the following rules must be applied  
(1) The rectifier modulation follows the              sequence. 
(2) For an even-number sextant, the output zero vector is 000. Otherwise, it is 111. In 
this sequence, zero vectors are combined and applied in any order. There is no need to calculate 
the duty ratios of zero vectors, which saves microprocessor’s memory.  
(3) Shoot-through is executed in the complementary switch x the same leg, where 
      (   ) for an even-number sextant, and       ((   )  ) for an odd-number 
sextant.  Here, ― ‖ is the sextant number and ―   ‖ is an operator that yields the residual of   
over 6. For example, if the output sextant is 5, then       ((   )  )   . Therefore, the 
switch in which the shoot-through occurs is the complementary switch in the same leg, that is, 
   . If the output sextant is 4, then       (   ). Therefore, the switch with the shoot-through 
is the one opposite to    , which is    . If the output voltage space vector is in sector 0, i.e., 
   , then     and the switch in which shoot-through is executed is    . 
 Even though the indirect modulation scheme tends to decouple the input current and 
output voltage modulation, this is true if considering the fundamental components. The input 
displacement angle affects the switching waveforms of the output voltage and thus the output 
voltage modulation quality. 
 Figs. 4.11 through 4.17 show the possible switching of the power switches within the one 
full cycle of the any phase voltage.  Figs.4.18 through 4.27 show an example switching sequence 






































































































Fig. 4.11  Switching signals and sequences. Top to bottom: rectification stage (input-current space vector in sector 




































































































Fig. 4.12  Switching signals and sequences. Top to bottom: rectification stage (input-current space vector in sector 







































































































Fig. 4.13  Switching signals and sequences. Top to bottom: rectification stage (input-current space vector in sector 







































































































Fig. 4.14  Switching signals and sequences. Top to bottom: rectification stage (input-current space vector in sector 









































































































Fig. 4.15  Switching signals and sequences. Top to bottom: rectification stage (input-current space vector in sector 






































































































Fig. 4.16  Switching signals and sequences. Top to bottom: rectification stage (input-current space vector in sector 
































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Fig. 4.27  Boost matrix converter’s switching sequence. Step 11: During Tλα. θR and  θi are both in zero sector. 
4.6 Results 
4.6.1 Series and Cascaded Z-source Matrix Converters – Simulation Results 
The series Z-source and the cascaded Z-source matrix converters were simulated for 
comparative analysis in system 1. In the simulations the converters were fed from a 20-V, 60-Hz 
three-phase source and supplied a three-phase RL load with boosted output voltage of 40 Hz. 
The modulation index was set to 0.7 and the boost ratio to 2. Optimal switching sequence was 
employed. Parameters of the converters are selected based on the considerations in previous 
section, and are given in Table 4.1. In this work, the components were selected for a rated output 




Furthermore, the boost factor was considered to vary from 1 to 6. The desired ripples of 
capacitor voltage and inductor current were taken as less than 1% of their rated values. The 
inrush current at the startup occurs in all converters. It can be seen in Figs. 4.27(b)-(c) that the 
peak of the inrush current in the series Z-source matrix converters equals 12 A in the dc link and 
6A in the network inductor. As seen in Figs. 4.28(b)-(c), in the cascaded Z-source matrix 
converters the peak reaches as much as 41 A in the dc link and 9 A in the network inductor. 
Also, the current stress in the series Z-source network inductors is remarkably lower than the 
cascaded Z-source network. 
Input AC Source 
Output 
Load, R/L 
Input Filter, L/C 
Z-source, L/C 
Series Z-source, L/C 
Switching Frequency 
20 V / 60Hz 
40 V / 40 Hz 
10 mH / 50 Ω 
2 mH / 18  F 
2 mH / 1000  F 
2 mH / 1000  F 
10 kHz 
























































































































Fig. 4.28  Series Z-source matrix converter: (a) input phase current, (b) dc link current, (c) series Z-source inductor 
current, (d) series Z-source capacitor voltage, (e) output phase voltage, (f) output line-to-line voltage, (g) output 
phase current. 
 
The network capacitor voltage in the series Z-source converter is about 12 V. This 
voltage in the cascaded Z-source matrix converter is about 35 V. Clearly, the improved topology 













































































































































Fig. 4.29  Cascaded Z-source matrix converter: (a) input phase current, (b) dc link current, (c) series Z-source 
inductor current, (d) series Z-source capacitor voltage, (e) output phase voltage, (f) output line-to-line voltage, (g) 
output phase current. 
Similar analyses were carried out in larger input voltages and boost ratio for further 
investigations in system 2.  In this set of simulations the converters were fed from a 60-V, 40-Hz 
three-phase source this time and supplied the same RL load. The modulation index was set to 0.7 
and the boost ratio to 3 this time.  Same switching sequence was employed. The converters 
parameters are given in Table 4.2 Selected waveforms of voltages and currents for three 
converters are shown in Figs. 4.29 and 4.30. 
It can be seen that the input voltages and currents of phase A are in phase, resulting in a 
unity power factor. The inrush current at the startup occurs in all converters as it was in System 
1. Fig. 4.31 shows that the peak of the inrush current in the series Z-source matrix converters 
equals 35 A in the dc link and 17.5 A in the network inductor. As seen in Fig.4. 32, in the 
cascaded Z-source matrix converters the peak reaches as much as 250 A in the dc link and 21.5 
A in the network inductor. Also, the current stress in the series Z-source network inductors is 
remarkably lower than the cascaded Z-source network. 
It is also important to analyze whether    affects the input currents, especially at low 
modulation indexes which is possible for higher boost factors. Referring to the input current 


















waveforms, the modulation strategy can modulate the converter to generate a set of sinusoidal, 
balanced input currents. Referring to the spectra shown in Fig. 4.29, there are obviously some 
current ripples around fundamental frequency and the ripples are of significant magnitude (> 2% 
of fundamental at high modulation indexes). The input current is main disadvantage of the series 
and cascaded Z-source matrix converters. 
The network capacitor and dc link voltages in the series Z-source converter are about 80 
V and 150 V, respectively. These voltages in the Z-source matrix converter are about 118 V and 
220 V. Clearly, the improved topology reduces the voltage stress on the converter components. 
The dc link voltage ripple is directly related to the size of the capacitors. To reduce the ripple 
higher capacitance is needed. However the higher capacitance creates a larger inrush current. 
Series Z-source matrix converter is not limited to capacitor value settings due to the inrush 
current. Large capacitors can be chosen without additional calculations for the front end current 
peaks. 
Input AC Source 
Output/Switching Frequency 
Load, R/L 
Input Filter, L/C 
Z-source, L/C 
Series Z-source, L/C 
Switching Frequency 
60 V / 40Hz 
60 Hz / 10 kHz 
10 mH / 50 Ω 
2 mH / 2.2  F 
2 mH / 1000  F 
2 mH / 1000  F 
10 kHz 




Fig. 4.30  Series Z-source, top to bottom: input phase voltages, input phase A current, output phase A voltage, 




Fig. 4.31  Cascaded Z-source, top to bottom: input phase voltages, input phase A current, output phase A voltage, 




Fig. 4.32  Series Z-source, top to bottom: series Z-source inductor (L1) current, dc link current, series Z-source 



































Fig. 4.33  Cascaded Z-source, top to bottom: Z-source inductor (L1) current, dc link current, Z-source capacitor (C1) 





































4.6.2  Series Z-Source Matrix Converter - Experimental Results 
In the experiments, the converters were fed from an AC supply with variable amplitude 
and constant frequency of 60 Hz and supplied an RL load with boosted output voltages of 40 Hz. 
System parameters were the same as in the simulations. The results of the experiments for the 
series Z-source matrix converter are shown in Figs. 4.34 to 4.38 and, for comparison, those for 
the cascaded Z-source converter in Figs. 4.39 to 4.41.  
The boost factor and modulation index were set to 2 and 0.7, respectively. The line-line 
input voltage amplitude is boosted from 40 V peak-peak to 80 V peak-peak. The input and 
output current amplitudes are around 2 A peak-peak and 1 A peak-peak, respectively.  
The relation between Vc and Vdc can be obtained using equations (4.5) and (4.7) as 
              . In this case, in order to achieve a boost factor of 2, the shoot-through duty 
ratio should be 0.25, which results in        . As can be seen, Vc is 12 V, and Vdc is boosted 
to about 50 V. 
 




Fig. 4.35  Series Z-source matrix converter. Top: Z-source network capacitor voltages, bottom: line-line input 
voltage. 
 





Fig. 4.37  Series Z-source matrix converter. Top: line-line input and output voltages, bottom: output phase voltage. 
 





Fig. 4. 39  Cascaded Z-source matrix converter. Top: line-line input voltage, bottom: phase input current. 
 




Fig. 4.41  Cascaded Z-source matrix converter. Top: line-line output voltage, bottom: output phase current. 
4.6.3 Quasi Z-Source Matrix Converter - Simulation Results 
In the simulations, the quasi Z-source matrix converter was fed from a 60-V, 40-Hz 
three-phase source and supplied a three-phase RL load ,or the grid, with boosted output voltage 
of 60 Hz. The modulation index was set to 0.7 and the boost ratio to 6. The optimal switching 
sequence was employed. The parameter values are given in Table 4.3. The components are 
selected for a rated output power of 2 kW, switching period of 100     , input voltage of 120 V, 
60 Hz, and a unity input power factor. 
The simulated results confirm the validity and superiority of the proposed control 
strategies, indicating a significant progress in enhancing the gearless performances of wind 
power generation systems. Low-pass LC filters were placed at the input of the converter to 




Input AC Source 
Reference Output Voltage 
Load, R/L 
Input Filter, L/C 
Quasi Z-source, L/C 
Switching Frequency 
60 V / 40Hz 
60 Hz  
10 mH / 40 Ω 
2 mH / 2.2  F 
1 mH / 800  F 
10 kHz 
Table 4.3  System parameters. 
 
The performance of the proposed converter was evaluated for two operating conditions. 
In the first case, the converter was fed from a 60-V, three-phase source and supplied an RL load. 
The voltage was boosted up to six times. Selected waveforms of voltages and currents are shown 
in Figs. 4.42 and 4.43. 
 
 






















Fig. 4.43  RL load. Top to bottom: output phase voltage, output line-to-line voltage, capacitor-1 voltage. 
In the second case, the converter was fed from a 60-V, 60-Hz three-phase source and 
connected to a 230-V grid through a 10-mH inductance. Selected waveforms are shown in Fig. 
4.44 and 4.45. 
 
      
















































Fig. 4.45  Grid-connected converter. Top to bottom: voltage across the interface inductor, output line-to-line voltage, 
capacitor-1 voltage. 
For further investigation, the boost factor was first set to 2 and increased to 4 at t = 0.25 
s. and the results are depicted in Fig.4.46 to Fig.4.48. It can be seen that converter could follow 
the reference boost command without any voltage and current distortion.  
 







































Fig. 4.47  Quasi Z-source matrix converter: phase A output current. 
 
Fig. 4 48   Quasi Z-source matrix converter: phase A output voltage. 
4.6.4  Quasi Z-Source Matrix Converter – Experimental Results 
In the experiments, the quasi Z-source matrix converter was fed from an AC supply with 
variable amplitude and constant frequency of 60 Hz and supplied an RL load with boosted output 
voltages of 40 Hz. System parameters were the same as in the simulations. The results of the 
experiments for quasi Z-source matrix converter are shown in Figs.4.49 to 4.53.  
The modulation index and the boost factor were set to 0.7 and 2.3, respectively. It should 
be noted that in Figs. 4.49 and 4.50 the input current is shown along the line-line input voltage 



















































which leads the phase voltage by 30
◦
. Consequently, the unity input factor operation is satisfied 
in the experiments as well. 
At high voltage transfer ratios the output line-to-line voltage for the converter has a 
distorted waveform. The magnitude is limited to the input line-to-line voltages. The input current 
waveforms presented in Figs. 4.49 and 4.50 is sinusoidal and balanced, proving the effectiveness 
of the modulation strategy in controlling the converter. The rectification stage is also modulated 
to generate maximum dc link voltage     and provide two voltage levels, so that at any instant, 
the inversion stage can be operated with the voltage levels. Therefore, according to the selected 
voltage vectors, the rectification stage is switched as to provide the required voltage levels to the 
inversion stage.  
 
Fig. 4.49  Quasi Z-source matrix converter.Top: line-line input voltage, bottom: phase input current. 
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Referring to Fig. 4.50, the increase in     when the voltage transfer ratio is 2.3 occurs 
because the rectification stage constantly connects the input line-to-line voltages         and 
     to the inverter terminals, enabling the inversion stage to generate higher output voltages at 
high voltage transfer ratios. 
 
Fig. 4.50  Quasi Z-source matrix converter. Top to bottom: line-line input voltage, line-line output voltage, phase 
output voltage, output phase current. 
At low voltage transfer ratios the quality of the waveforms are increasing and this is valid 
for the other converters. In Figs. 4.51 to 4.53, the combination of the modulation index and the 
boost ratio is kept in such a way that the overall voltage transfer is 1.15. It reveals the operation 
of the rectification stage to control the voltage levels supplied to the inversion stage is superior. 
The output line to line voltage shows the ability of the quasi Z-source inverter to generate two 
distinct voltage levels at the output terminal. The modulation strategy is able to control the 
inverter to generate a set of sinusoidal and balanced output waveforms.  
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The waveforms of the output line to line voltages for the quasi Z-source inverter are 
similar to the cascaded Z-source inverter. But the voltage magnitude levels are limited by the 
boost ratio. Therefore the output switching frequency harmonics for the quasi Z-source inverter 
is significantly reduced.  
 
Fig. 4.51  Quasi Z-source inverter: line-line input voltages and dc-link voltage. 
 





Fig. 4.53  Quasi Z-source inverter: Top to bottom: output phase voltage, output line to line voltage. 
4.6.5 Switched Inductor Z-Source Matrix Converter - Simulation Results 
In the simulations of the switched inductor Z-source matrix converters, they were fed 
from a 60-V, 40-Hz three-phase source and supplied a three-phase RL load, or the grid, with a 
boosted output voltage of 60 Hz. The modulation index was set to 0.7 and the boost ratio to 8. 
Optimal switching sequence was employed. The parameter values of the system are given in 
Table 4.4. The components were selected for a rated output power of 2 kW, switching period of 
100     , input voltage of 120 V, 60 Hz, and a unity input power factor. 
Input AC Source 
Reference Output Voltage 
Load, R/L 
Input Filter, L/C 
SIZC network, L/C 
Switching Frequency 
60 V / 40Hz 
60 Hz  
10 mH / 40 Ω 
2 mH / 2.2  F 
1 mH / 800  F 
10 kHz 
Table 4.4  System parameters. 
The performance of the investigated converter was evaluated for two operating 
conditions. In the first simulation, the converter was fed from a 30-V, 40-Hz three-phase source 
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and supplied a three-phase RL load. The modulation index was set to 0.7. It can be seen that the 
input voltage and current of phase A are in phase, resulting in a unity power factor. The 
converter boosts the 30-V input voltage to a 230-V output voltage. Selected voltages and 
currents waveforms are shown in Fig. 4.54.   
 
Fig. 4.54  Switched inductor Z-source matrix converter. RL load: input phase voltages, output phase voltage, output 
line to line voltage. 
The effectiveness of the control method can be seen in Fig.  4.55 as all the balanced input 
and output currents are in phase with the phase voltages. The quality of the input currents is 
higher than in any other boost converter, and the boost command agrees with the theoretical 
derivation. The ripple of the capacitor voltage is proportional to the capacitance.  High 
capacitances of the capacitor yield lower ripple. However, high capacitance causes large inrush 




Fig. 4.55  RL load. filtered input currents and the input phase A voltage, output currents, inductor 2 current, dc-link 
current. 
 
Fig. 4.56  RL load – zoom-in. output phase voltage, output line-to-line voltage, dc-link voltage, inductor 2 voltage, 
dc-link current, inductor 2 current. 
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The second set of simulations was carried out for the converter connected to the grid 
through a 10-mH inductance. The grid was modeled as an ideal 230-V, 60-Hz three-phase ac 
voltage source. Selected waveforms are shown in Fig. 4.57. 
 
Fig. 4.57  Grid connected switched inductor Z-source matrix converter: input phase voltages, input phase currents, 
output currents, phase-A voltage across the interface inductor, converter output voltage before the inductor 
The main advantage of this converter is its high voltage boosting ability. The proposed 
converter is suitable for all applications with unidirectional power flow. Bidirectional power 
flow can be obtained by employing three more switches in the rectifier part, converting the ultra-
sparse matrix input stage to a sparse matrix one. The converter’s reliability is high thanks to a 




The performance of the proposed converters was evaluated for two values of the boost 
factor. It was set to 3 and increased to 6 at t = 0.25 s. The results are depicted in Figs. 4.58 to 
4.60. It should be noted that the input voltage and current of phase A are in phase, resulting in a 
unity input power factor. 
 
Fig. 4.58  Switched inductor Z-source matrix converter: phase A input voltage and current. 
 
Fig. 4.59  Switched inductor Z-source matrix converter: phase A output current. 








































Fig. 4.60  Switched inductor Z-source matrix converter: phase A output voltage. 
4.6.6 Switched Inductor Z-Source Matrix Converter - Experimental Results 
In the experiments, the converters were fed from an AC supply with variable amplitude 
and constant frequency of 60 Hz, and supplied an R-L load with boosted 40 Hz output voltages. 
The system parameters were the same as in the simulations.  
  Selected waveforms of the switched inductor Z-source matrix converter are shown in 
Figs. 4.61 to 4.65. The modulation index and the boost factor were set to 0.7 and 3, respectively. 
It should be noted that in Fig. 4.61 the input current is depicted along the line-line input voltage, 
which leads the phase voltage by 30
◦
. Consequently, the unity input factor condition is satisfied 
in the experiments. 
Here, the modulation index m is generally reduced, which means the shoot-through 
duration is increased, until the output voltage meets the commands. From Figs. 4.62 and 4.62 it 
can be found that the Z-source capacitor voltage has been boosted three times. Thus, this brings 
the output voltage to the reference voltage level. In Fig. 4.64 the output current is still sinusoidal 
and has the required frequency. Thus, the switched inductor Z-source matrix converter 
successfully operates as a boost AC-AC converter. 






























Fig. 4.61  Switched inductor Z-source matrix converter. Top: line-line input voltage, bottom: phase input current. 
 





Fig. 4.63  Switched inductor Z-source matrix converter. Top: Zoomed Z-source network capacitor voltages, bottom: 
line-line input voltage. 
 
Fig. 4.64  Switched inductor Z-source matrix converter. Top: Line to line output voltage and input voltage, bottom: 




Fig. 4.65  Switched inductor Z-source matrix converter. Top: Output phase voltage bottom: phase output current. 
4.7  FFT Analysis of Input and Output Currents  
To compare the quality of output currents of the converters, the fast Fourier transform 
(FFT) analysis was carried out and the total harmonic distortion (THD) of the currents was 
calculated for the fundamental output frequency of 60-Hz, modulation index of 0.7, and boost 
factors of 1 to 6.  Figs. 4.66 and 4.67 show the harmonic spectra of output currents of the series 
Z-source and cascaded Z-source matrix converters for B = 3, respectively. In the series Z-source 
converter, the THD of the output current is 4.1 %, while the output current of the cascaded Z-
source converter has a THD of 4.6 %. Fig 4.68 summarizes the THD of the series Z-source and 
the cascaded Z-source matrix converter currents versus various boost factors. The maximum 
THD for the cascaded Z-source matrix converter occurs at B = 1, while B = 3 gives the highest 




Fig. 4.66  Harmonic spectrum of the output current of series Z-source matrix converter with B = 3, m = 0.7 and fout = 
60 Hz. 
 
Fig. 4.67  Harmonic spectrum of the output current of cascaded Z-source matrix converter with B = 3, m = 0.7 and 
fout = 60 Hz. 
 
A similar analysis was carried out for the switched inductor Z-source matrix converter. 
The FFT and THD were calculated for the input frequency of 40 Hz, output frequency of 60 Hz, 
modulation index of 0.7 and boost factors of 1 to 6.  Figs. 4.69 and 4.70 show the harmonic 
spectra of the input and output currents of the converter for B = 3. The THD of the input current 





Fig. 4.68  THD of the output current of cascaded Z-source and series Z-source matrix converters vs. the boost factor. 
 
The diagram in Fig.4.69 relates the THD of the converter’s currents to the boost factors. 
It can be seen that the maximum THD for both the input and output currents occurs at the lowest 
boost factor i.e., unity. When the boost factor increases the current waveforms improve. 
 
 
Fig. 4.69  Harmonic spectrum of the input current of switched inductor Z-source matrix converter with B = 3, m = 






















Fig. 4.70  Harmonic spectrum of the output current of switched inductor Z-source matrix converter with B = 3, m = 
0.7 and fout = 60 Hz. 
 
 
Fig. 4.71  THD of input and output currents in the switched inductor Z-source matrix converter with B = 3, m = 0.7 
and fin = 40 Hz. 
. 
The same analysis was performed for the quasi Z-source matrix converter, and the results 
are shown in Figs.4.72 and 4.73. For B = 3, THD of the converter input current is 10.8 %, while 
the output current has a THD of 4.2%. As in the switched inductor Z-source converter, the 















Boosting factor (B) 




Fig. 4.72  Harmonic spectrum of the input current of quasi Z-source matrix converter with B = 3, m = 0.7 and fin = 
40 Hz. 
Comparing Figs. 4.69 and 4.72, it can be concluded that the switched inductor Z-source 
matrix converter draws currents with lower harmonic distortion while both converters produce 
load currents of the same quality. 
 





Fig. 4.74  Total harmonic distortion of the quasi Z-source matrix converter’s input and output currents. 
 
4.8 Conclusion 
The series, quasi, and switched-inductor Z-source circuits have been combined with the 
ultra-sparse matrix converter topology to create novel three-phase to three-phase matrix 
converters with voltage-boosting capability and a unity power factor. The converters are suitable 
for all applications with unidirectional power flow.  
Bidirectional power flow can be made possible by adding three more switches to the 
rectifier part, converting the ultra-sparse matrix input stage to a sparse-matrix one. The 
Converter’s reliability is high due to a low number of semiconductor devices and a non-
hazardous shoot-through state in the output stage. As such, it is particularly well suited for 
residential energy systems with gearless synchronous generators, where the power electronic 
generator-grid interface must reconcile a significant voltage disparity between those two 
systems.  
The modulation of the boost matrix converter is attractive because the input currents and 
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provides a link to decouple of the two controls. The combined space vector strategies has been 
focused with three states: active, zero and shoot-through states. 
The Space vector modulation utilizes the voltage transfer ratio of the boost matrix 
converter to its full theoretical extent. The input currents are sinusoidal with controllable 
displacement angle. This gives the opportunity to control the input power factor to unity. This is 
especially important if the converters are connected to the utility grid directly: in heavy 
industries the input lines are in parallel with capacitors to control the reactive power. In such 
cases the converter needs to control the input power factor under varying conditions.  
An optimized modulation strategy was presented. Based on minimizing the number of 
switchings in the converter. Supportive rules were provided. The fast Fourier transform analysis 
of the converters input/output currents was carried out, indicating slight superiority of the 
switched inductor Z-source matrix converter over the quasi Z-source converter and the series Z-













Single-Phase Boost Matrix Converters 
 
5.1     Introduction 
Research on matrix converters, including the sparse ones, has been mostly focused on 
three-phase to three-phase topologies, PWM strategies, applications, and performance 
improvement. Papers on three-phase to single-phase matrix converters are relatively scarce. This 
chapter proposes two three-phase to single-phase matrix converters, namely:  
1. Super-sparse Z-source matrix converter for buck-boost type voltage conversion.  
2. Super-sparse switched-inductor Z-source matrix converter for high-boost type voltage 
conversion.  
A novel PWM technique has been developed for control of these converters, and 
described in this chapter. 
5.2     Topologies 
The proposed power converters are based on the concept of super-sparse matrix topology, 
having the minimum number of semiconductor switches. With the novel modulation technique, 
the output voltage is unipolar, reducing the stress on the load-side switches and losses in these 
switches. The limited output voltage constitutes the well-known disadvantage of classic matrix 
converters. To overcome this shortcoming, various control algorithms and topologies have been 
proposed. In particular, as already explained in the Chapter 4, use of the Z-source network allows 
increasing the voltage transfer ratio to unity and above. In those indirect-matrix topologies, the 
basic function of the converter is realized by splitting the ac-to-ac conversion into the ac-to-dc 
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and dc-to-ac stages. A Z-source network is placed between the line-side rectifier stage and the 
load-side inverter stage, allowing boosting the voltage by two to three times. It allows boosting 
the voltage several times. 
A super-sparse single-phase to three-phase matrix converter, shown in Fig. 5.1, has been 
obtained by eliminating one leg from the end stage of the similar traditional three-phase to three-
phase converter. Figs. 5.2 and 5.3 show how the Z-source and switched-inductor Z-source have 
been employed to obtain a voltage-boosting capability. The three-dimensional inductive-
capacitive topologies of these sources allow boosting the voltage by varying the change rate of 
























































































Fig. 5.3  Three-phase to single-phase super-sparse switched-inductor Z-source matrix converter. 
136 
 
5.3     Control Strategy 
Control of the developed converters is based on a combination of the space-vector 
rectification and inversion PWM techniques. The front-end rectifier, whose one leg is depicted in 
Fig. 5.4, draws sinusoidal input currents and controls the input displacement angle. For a unity 
input power factor, the reference input phase current vector is aligned with that of the input 










Fig. 5.4  Legs of the front-end rectifier. Left: sparse matrix converter, right: ultra-sparse matrix converter. 
Input current vectors are shown in Fig. 5.5 For example, (       ) indicates that the 
input phase ―a‖ is connected to the positive (top) rail ―p‖ and phase ―c‖ is connected to the 
negative (bottom) rail ―n‖. In the ultra-sparse topology, switching signals of the same leg, e.g., 
Sap and San, must be merged using the ―OR‖ operator. The new switching signals (   ||    ) turn 
switch     on and off for rectification. The three-switch rectifier stage has three active vectors 
(011, 010, and 101) and four non-active vectors (000, 001, 010, and 100), where 0 and 1 denote 
















Fig. 5.5  Input current vectors. 
The reference current vector is synthesized from the adjacent active vectors and a zero 
vector. Denoting the local angle of the reference current by   , the duty ratios of the active, 
        and zero,      vectors are calculated as  
        .
 
 
   /                                                       (5.1) 
        (  )                                                     (5.2) 
      (     )                                              (5.3) 
where mc is the current modulation index. The placement of the reference vector within one of 
the 60
o
 sectors is defined by switching vectors    and   . For example, as seen in Fig. 5, if      
then the adjacent vector   = 1. The input voltages are given by 
        (   )                                                              (5.4) 
         .    
  
 
/                                               (5.5) 
         .    
  
 
/                                                    (5.6) 
138 
 
In the end inverter, unipolar modulation has been employed. Although bipolar 
modulation is also feasible, the unipolar modulation is preferred since it allows a higher 
modulation index for the Z-source and switched-inductor Z-source topologies. It also produces 
fewer harmonics.  The shoot-through state produces the voltage boost for both the converters 
mentioned, but is forbidden for the super-sparse matrix converter. Duty ratios of the inverter 
switches are 




               (  )                             
                    (  )           
      (                )                          
       (                )                         
        (5.7) 
 




         (                )                       
      (               )                          
             (    )                  
                      (    ) 
                          (5.8) 
where mv is the voltage modulation index and ω is the fundamental output radian frequency in 
rad/sec. 
The time-averaged power outputs from the three-switch rectifying stage and the inverter 
stage are equal. This allows for the combination of the two modulation strategies. As illustrated 
in Fig. 5.6(a), assuming the input displacement angle of zero, the combined duty ratios are given 
by 
                   (  )    .
 
 
   /                                      (5.9) 
                   (  )    (  )                                         (5.10) 
       (         )                                                       (5.11) 
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However, as seen in Fig. 5.6(b), for the Z-source and switched-inductor Z-source 
converters the shoot-through state must be included in the vector sequence as well. It should be 
noted that the duty ratios of the inverter switches for        and          are 
different. Thus, the shoot-through and combined duty ratios for these converters are calculated 
using the following equations: 
For the Z-source matrix converter:  
        
   
    
                                                       (5.12) 
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        (                )
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        (                )
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where B is the boost factor.  
The only difference for switched-inductor Z-source matrix converter is the shoot-through duty 
ratio which is given by 
       
   
    
                                                             (5.15) 
The corresponding switching times can be then calculated as 
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                                                                                       (5.18) 
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Fig. 5.6  State sequences within one switching cycle: (a) super-sparse matrix converter, (b) Z-source and switched-
inductor Z-source matrix converters. 
 
It can be seen in the already presented Fig. 5.6 that in the super-sparse matrix converter 
two combinations of input current and output voltage vectors are imposed in the first half of the 
switching period and followed by a zero vector state. Then active vectors are applied in a reverse 
order. The duty ratio of each vector state is the duty ratio of the current vector multiplied by the 
duty ratio of the inverter switches. For the Z-source and switched inductor Z-source matrix 
converts, the shoot-through state is introduced to boost the voltage. 
Zero-vector modulation is important for double sided modulation. As a general rule for 
the super-sparse matrix converter, in the first half cycle, the λ-δ-0-δ-λ sequence should be 
followed, while in the second half of the cycle, it should be the δ-λ-0-λ-δ sequence. For both the 
Z-source  and switched switched-inductance matrix converters the same principle should be 
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observed, however the ―0‖ should be replaced by the 0_th–shoot-through–0_th sequence in both 
the first and second cycles.   
The general idea of the indirect modulation strategy is to decouple the controls of input 
current and output voltage. The output voltage duty ratios depend on the input current phase 
angle. This may affect the modulation quality of output voltage, but keeping the input power 
factor close to unity minimizes this negative effect. 
5.4     Circuit Analysis 
5.4.1    Z-source Circuit 
An equivalent circuit of the Z-source, placed between the rectifier and inverter stages, is shown 
in Fig. 5.7(a) for the non-shoot-through states and in Fig. 5.7(b) for the shoot-through states. In 
the non-shoot-through states, the rectifier stage produces              or zero, depending on the 
position of the input current vector. Capacitors    and    are charged by any of the rectified 
input voltages. In Fig. 5.7(b), the inverter is operating under the shoot-through condition to 
provide the voltage boost. The duration of the shoot-through state depends on the desired voltage 
boost factor. Due to the reverse-biased rectifier diodes, the coupling between the rectifier and 
inverter stages is broken. Inductor    is charged by    and inductor    is charged by   . Analysis 
of the equivalent circuits in Fig.5.7 yields the following relations:    (   )   (    )⁄ , 
boost factor,    (   )⁄ , the capacitor currents,    (   )     ⁄ , and the inductor 
currents,    (   )
    (    )  ⁄ . 
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Fig. 5.7  Equivalent-circuits of the Z-source: left to right: non-shoot-through states, shoot-through states. 
 
5.4.2   Switched Inductor Z-source Circuit 
Fig. 5.8, analogous to Fig. 5.7, shows equivalent circuits of the switched-inductor Z-
source under the non-shoot-through and shoot-through conditions. The rectifier stage output 
voltages are            , or zero, depending on the position of the input current vector. Fig. 
5.8(a) illustrates a situation when diodes D2 and D5 are on and the other ones are off. Inductors 
L1 and L2 are in series, as are inductors L3 and L4. Capacitors    and    are simultaneously 
charged by the rectified input voltages. In Fig. 5.8(b), the inverter is operating under the shoot-
through condition to boost the output voltage. Now, diodes D1, D3, D4, and D6 are on while D2 
and D5 are off. The parallel inductors L1 and L2 are charged by C1 and L3 and L4 by C2. The 
following relations apply to the switched-inductor Z-source: capacitor voltage,    
(   )   (    )⁄ , the capacitor currents,    (   )     ⁄ , boost factor   
(   ) (    )⁄ , and the inductor currents,    (   )









































Fig. 5.8   Equivalent circuits of the switched-inductor Z-source, left to right: non-shoot-through states, shoot-through 
states. 
5.5   Simulation Results 
Computer simulations of the super-sparse, Z-source, and switched-inductor Z-source 
matrix converters were performed to verify the presented analysis.  Using of the PSIM software 
from Powersim Inc. was employed. A dynamic link library, DLL, block was created in the PSIM 
environment, and written in the C programming language to define the switching signals of the 
IGBTs assumed as the power switches. Input filters were placed at the input of the converters to 
reduce the ripple of the input currents. The system parameters are listed in Table 5.1. Waveforms 
of the output voltages, output currents, and the filtered and unfiltered input current in phase ―a‖ 
are shown in Figs. 5.9 to 5.11 for each of the three converters. 
As seen from the waveforms, the quality of the output current is directly related to the 
line inductance and switching frequency. In the simulations, the switching frequency was 10 kHz 
and line inductance was 10 mH. To obtain lower ripple at the output, higher switching 
frequencies can be used. However, using higher switching frequencies causes larger switching 
loss. Wide bandgap semiconductors provide higher switching frequencies with less switching 





















Input AC Source 
Load, R/L 
Input Filter, L/C 
Switching Frequency 
30 V / 60Hz 
10 mH / 64 Ω 
4.6 mH / 18  F 
10 kHz 
 
Input AC Source 
Load, R/L 
Input Filter, L/C 
Z-source, L/C 
Switching Frequency 
30 V / 60Hz 
10 mH / 64 Ω 
4.6 mH / 18  F 
1mH / 1000uF 
10 kHz 
 
Input AC Source 
Load, R/L 
Input Filter, L/C 
Z-source, L/C 
Switching Frequency 
30 V / 60Hz 
10 mH / 64 Ω 
4.6 mH / 18  F 
1 mH / 1000 F 
10 kHz 
 
Table 5.1  System parameters. Top to bottom: super-sparse, Z-source, and switched-inductor Z-source matrix 
converters. 
All converters were fed from a 30-V three-phase source and supplied same RL loads. Fig. 5.9 
applies to the super-sparse matrix converter. The modulation index was set to 0.7. The dc-link 
voltage was modulated between two line-to-line voltages in order to produce a positive voltage. 
It can be seen that the input voltage and current of phase ―a‖ are in phase, resulting in a unity 
power factor. The Z-source matrix converter illustrated in Fig. 5.10 boosts the voltage and 
current about 4 times with the modulation index of 0.5 and the boost factor of 2. As seen in Fig. 
5.11, the voltage in the switched inductor Z-source matrix converter is stepped up about 6 times 
with the same shoot-through times and modulation index, and a unity input power factor is 




Fig. 5.9  Super-sparse matrix converter. Top to bottom: filtered input phase currents, output and input voltages, 




Fig. 5.10   Z-source matrix converter. Top to bottom: filtered input phase currents, output and input voltages, output 




Fig. 5.11  Switched inductor Z-source matrix converter. Top to bottom: filtered input phase currents, output and 
input voltages, output current, unfiltered input currents. 
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5.6     Conclusion 
The Z-source and switched-inductor Z-source circuits have been combined with the 
super-sparse matrix converter topology to create novel three-phase to single-phase matrix 
converters with voltage boosting capability and a unity power factor. The converters are suitable 
for all applications with unidirectional power flow. The three-phase to single-phase super-sparse 
matrix converter was obtained by removing one leg from the corresponding three-phase to three-
phase converter. Except for the voltage boosting, the buck-type super-sparse matrix converter is 
suitable for similar applications as those of the other two converters. Computer simulations have 














Implementation of Boost Matrix Converters
 
6.1 Introduction  
 After evaluating the performance of boost matrix converters, it is essential to 
experimentally validate the results using a prototype converter at realistic power levels. This 
chapter presents the hardware implementation as well as the firmware from the boost matrix 
converter topologies. To begin with, the overall structures of the converter prototypes are 
described. Then, the design of each circuit is explained in detail. Finally, the firmware along with 
the circuit is analyzed.  
6.2 Hardware Implementation 
6.2.1 Structure of the Prototype Converters 
To validate the results, prototypes of the boost matrix were built. As shown in Fig. 6.1, 
the overall structure of the prototypes consists of five parts: the control platform, the 
measurement circuits, the gate drives, the power circuits, and the filters. The control platform in 
comprise of a digital signal processor (DSP) board. The DSP is the central processing unit for:  
 all modulation calculations and control functions  
 collecting data from the measurement circuits and performing analogue to digital 
(A/D) conversion 




 protecting the power circuit by turning off all switching devices when the protection 











































Commands to the Converters
- Output Frequency
- Output Voltage or Voltage Gain 
ratio
- Switching Frequency
- Dead Time (if necessary)
 
Fig. 6.1  Structure of the implemented boost matrix converter. 
The measurement circuits provide the input data that is required by the control board to 
perform the modulation. The magnitudes of the line phase voltages are needed to discern a 
possible phase loss, as well as matching the input voltage angles and input current angles to 
obtain a unity power factor. The magnitudes of the input phase currents are needed in the 
modulation strategy to determine the duty cycles for the switching devices, and are measured 
using current transducers.  
To commutate the current between switches in the rectification stage, the input current 
space vector is applied. LC network voltage transducer is designed to monitor to overvoltage in 
the dc-link. Based on the measured input voltages and currents, the control board performs 
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necessary calculations and then sends out the switching signals to the gate drives. The gate drives 
provide electrical isolation between the control platform and the power circuit. Using the gate 
drives, the control board can drive the high voltage switching devices using low voltage control 
signals. The prototype power circuits have been built for the boost matrix converter topologies 
discussed in Chapters 5. The input filters and load are connected to the input and output 
terminals of the power circuit, respectively. The protection circuit provides overvoltage 
protection to the power circuit. To ensure that the power circuit does not operate over the 
maximum current level, the control board monitors the load currents by using current 
transducers, providing additional protection for the prototype. 
6.2.2 Voltage – Current Measurement Board 
As shown in Fig. 6.1, the measurement circuits comprise voltage transducers, current 
transducers, and level shifters. According to the modulation strategy, the input currents generated 
by the boost matrix converter topologies are synchronized with the input voltages. As a result, 
the magnitude of the line voltages are required to determine the reference angle of the input 
current vector as well as the duty cycles for the switching devices. To measure the input phase 
voltages, LEM LV20-P  transducers , were used. 
 The schematic diagram of the voltage measurement circuit for this prototype is shown in 
Fig. 6.2. The nominal primary voltage of the voltage transducer is set to 100 Vrms. A resistor, Rp, 
is used for measurement of the primary current of the transducer. In order to achieve a 10 Arms 
primary nominal current for the voltage transducer, a 10 k  resistance was selected. Based on 
the primary current, the voltage transducer uses the Hall effect to generate a secondary current, 
Is, with the conversion ratio of 2500:1000. A measurement resistor, Rm, is then employed to 




Fig. 6.2  Schematic diagram of a voltage transducer. 
 Knowing that the secondary nominal current is 25 mArms at the rated voltage, a 300 Ω 
was selected for the best resolution and an output of 7.5 Vrms. Each A/D conversion channel 
expects an input signal within the range of 0-3 V.  Because the TMS320F28335 DSP controller 
from Texas Instruments handles only positive cycle of the ac voltages, firstly 10.6 Vpk (7.5 Vrms) 
is stepped down to -1.5 Vpk to 1.5 Vpk voltage level and then a voltage offset of 1.5 V is summed 
to result in 0-3Vpk range with the cascaded summing amplifier and non-inverting amplifier as 





Summing AmplifierSallen Key Filter
 
Fig. 6.3  Schematic diagram of an interface to the ac voltage transducers. 
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 A Sallen-Key filter is employed at the front end of the measurements as a voltage 
follower to prevent high voltage spikes through the transducers. Fig. 6.4 shows a photograph of 
the voltage and current measurement board that was built for this prototype. 
 
 
Fig. 6.4  The voltage and current measurement board 
  
 To ensure that the rectifier stage converter does not operate over the maximum voltage 
level, the control board continuously monitors one of the LC network capacitor voltages using 
the same voltage transducers used to measure ac voltages. LEM LV20-P can be operated both in 
the ac and dc modes, the latter shown in Fig 6.5. A voltage divider is used to obtain 0-3 V input 




Fig. 6.5  Schematic diagram of interface to the dc voltage transducers. 
 
 To ensure that the prototype converter does not exceed the maximum current levels, the 
control board monitors both the input currents and load currents using four current transducers, 
LEM LAH-25NPs. The connection of the current transducer for this prototype is shown in Fig. 
6.6.  
 
Fig. 6.6  Schematic diagram of a current transducer. 
 The current transducer uses the Hall effect to generate a secondary current, Is, with the 
conversion ratio 1:1000 to the primary current. Knowing that the secondary nominal current for 
the current transducer is 25 mArms, a 200 Ω resistor is used to generate a voltage signal, which is 
within the range of +3 V, for the A/D conversion channel on the DSP. An operational amplifier 
bases circuit including a low-pass filter, Sallen-Key filter, and voltage offset is shown in Fig. 6.7 




Fig. 6.7  Schematic diagram of an interface to the ac current transducers. 
6.2.3 Control Board – eZDSP controller (TMS320F28335) 
The F28335 eZDSP controller starter kit is a complete software development platform for 
the TMS320F2833x series of floating-point DSP controllers. The eZDSP controller kit includes 
an F28335 target board that features integrated JTAG emulation, 128Kx16 asynchronous SRAM, 
CAN 2.0 and RS-232 interfaces, and expansion headers that provide access to all F28335 I/O 
signals. Also included in the kit is the Code Composer Studio™ Integrated Development 
Environment, USB interface to the host PC, and a universal power supply.  
All the corresponding modulation calculations are done in the DSP controller, which also 
transfers gate signals from the PWM blocks and receives fault signals from the general purpose 
input-output pins (GPIO).   
The main hardware features are: 
 TMS320F28335 Floating-Point Digital Signal Controller 
 150 MHz operation 
 512 KB on-chip flash memory 
 68 KB on-chip RAM 
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 12-bit ADC with 16 input channels 
 128k x 16 off-chip SRAM 
 Clamshell socket for the F28335 DSC 
 RS-232 interface with on-board transceiver and 9-pin DSUB connector 
 CAN interface with on-board transceiver and 9-pin DSUB connector 
 Multiple expansion connectors provide access to all F28335 I/O signals 
 Embedded USB JTAG Controller 
 Operates from a single 5V supply with provided AC adapter 
6.2.4 Inversion Stage Power Converter – Powerex Intelligent Power Module (IPM) 
 The Powerex Intelligent Power Modules are advanced hybrid power devices that 
combine high speed, low loss IGBTs with optimized gate drive and protection circuitry. Highly 
effective short-circuit protection is realized through the use of advanced current sense IGBT 
chips that allow continuous monitoring of power device current. System reliability is further 
enhanced by the IPM’s integrated over-temperature and under-voltage lock out protection. 
Intelligent Power Modules (IPM) are designed to reduce system size, cost, and time to market.  
 PM50CLA120 IPM is used for the implementation and is rated up to 50 A phase currents 
and 1200 V line voltages. Such IPMs are constructed using ceramic isolation material. A direct 
bond copper process in which copper patterns are bonded directly to the ceramic substrate 
without the use of solder is used in these modules. This substrate provides the improved thermal 
characteristics and greater current carrying capabilities that are needed in these higher power 
devices. Gate drive and control circuits are contained on a separate printed circuit board (PCB) 
mounted directly above the power devices. The PCB has a multilayer construction with special 
shield layers for EMI noise immunity. The IGBT power switches in the Powerex IPM modules 
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are controlled by a low level input signal. The active low control input will keep the power 
devices off when it is held high. Typically the input pin of the IPM is pulled high with a resistor 
connected to the positive side of the control power supply [80]. An on signal is then generated by 
pulling the control input low. For the interface to the gate signals an inverting buffer SN74LS241 
is used, so that all the control signals are inverted. 
 The fault output is an open collector with its maximum sink current internally limited. 
When a fault condition occurs the open collector device turns on allowing the fault output to sink 
current from the positive side of the control supply. Fault and on/off control signals are usually 
transferred to and from the system controller using isolating interface circuits. Isolating 
interfaces allow high and low side control signals to be referenced to a common logic level. The 
isolation is provided by opto-couplers.  
6.2.5  Inversion Stage Interface Circuit 
 The gate signals generated in the DSP controller are transferred to the interface board 
through ribbon cables and interfaced with a line driver to accommodate the voltage level up to 5 
V from 3.3 V.  The interface circuit consists of opto-couplers to transfer control signals and 
isolated power supplies to power the IPM’s internal circuits.  
 The inversion stage needs four separate isolated power supplies for the gate signals, 
because the top three power switches are floating and require three separate isolated power 
supplies. The bottom switches have a common emitter and need only one power supply. For that 
purpose Powerex’s VLA106-24151 and VLA106-24154 isolated DC-DC converters are used.  
Both DC to DC converters are designed to operate from a 24 V DC supply and produce an 
isolated 15 V DC output. The VLA106-24151 provides up to 100 mA and the VLA106-24154 
provides up to 300 mA for control power. Both DC to DC converters use transformers to ensure 
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2500 Vrms isolation between the primary and secondary side. The interface board uses three 
VLA106-24151 DC to DC converters to provide power supply for the upper switches. For the 
low side control power can be supplied by a VLA106-24151. The IPM interface is shown in Fig. 
6.8. 
 
Fig. 6.8  Schematic diagram of the IPM interface circuit [81]. 
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 This circuit uses two types of opto-coupled transistors to transfer logic level control 
signals between the system controller and the IPM. The opto-couplers ensure galvanic isolation 
to completely separate the controller from the high voltage in the power circuit. The IPM also 
provides isolated control power supplies to power the IPMs built-in gate drive and protection 
circuits. 
 There are two types of PWM signals applied within the switching cycle. The first type of 
signals are formed without the shoot-through state. The second type of signals is the shoot-
through states. These two sets of signals are combined with an OR gate to form the calculated 
gate signals.   
The six main IGBT control signals (UP ,VP ,WP ,UN ,VN ,WN ) that are now included with the 
shoot-through signals are transferred from the DSP controller  to the IPM using high speed opto-
coupled transistors, IC1-IC6. To maintain noise immunity, high speed opto-couplers generally 
require a film or ceramic decoupling capacitor connected near their VCC and GND pins (C1-C6) 
[81]. The IPM’s active low control inputs are pulled high (off state) by resistors R1-R6. An ―on‖ 
signal is generated by turning on the opto-coupler to pull the IPM’s control input pin low. The 
resistance of the control input pull up resistors is selected low enough to avoid noise pick up by 
the IPM’s high impedance input and high enough so that the high speed opto-transistor pulls the 
IPM’s input low enough to assure turn on. The high speed opto-couplers have very high common 
mode transient noise immunity. Agilent HCPL4504 opto-coupler which has a minimum common 
mode transient noise immunity of 15,000V/ s are used for the prototype. 
 The IPM’s fault output signals are transferred back to the control board using low speed 
opto-coupled transistors IC7, IC9, IC10, and IC11. During normal operation the fault feedback 
line (pin 2 of CN1) is pulled high to the +VL supply by the 4.7 k Ω resistor R15. When a fault 
condition is detected by the IPM it will immediately turn off the involved IGBT and pull its fault 
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output pin low. The IPM’s fault output has an open collector characteristic with an internal 1.5 k 
Ω limiting resistor. Current flows from the +15V local isolated supply through the low speed 
opto-coupler’s LED to the IPM’s fault pin. The opto-coupler’s transistor turns on and its 
collector pulls the fault feedback line low to indicate a fault. If any of the IPM’s four fault output 
signals become active its fault isolation opto-coupler will pull the fault feedback line low [80].  
Fig. 6.9 shows the implementation of the inversion stage interface 
  
 
Fig. 6.9  Inversion stage interface. 
 The interface board includes an LED in series with each fault output (D1-D4) to provide 
a quick visual indication when the IPM’s fault signal is active. Also; a flip flop with on board 
buttons are included to control the gate signals flowing through the IPM at the time of the fault. 
Buttons are controlling the start/stop of the gate signals. The circuit automatically trips itself, 
turns the LEDs on and shuts down the gate signals in any of the four faults. After clearing the 
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fault conditions, pushing the reset button resumes the whole operation come back to normal. 
Isolated control power for the IPM is supplied by Powerex isolated DC to DC converters (IC12, 
IC13, IC14, IC15) described above. Each power supply is decoupled at the IPM’s pins with a 
low impedance electrolytic capacitor (C7-C10) for decoupling. 
6.2.6  Rectification Stage Interface Circuit 
 To construct a boost matrix converter as the rectification stage three IGBT modules (60 
A/1200 V), manufactured by SEMIKRON, are used. The IGBT modules were soldered on a 
custom-designed board where the input and output terminals are placed on either side of the 
board. The top layer is the signal plane that consists of the gate drive circuits, the gate signal 
tracks and the DC voltage supply tracks. Each gate drive circuit is built close to its respective 
IGBT module to ensure smooth commutation process and reduce any parasitic effects. The input 
filter capacitors are connected close to the input terminals on the board in order to reduce the 
stray inductance in the device conductive loops. Twelve fast recovery diodes 8EWF12S were 
used in the board and were placed in parallel with each IGBT leg. Each diode had a rating of 
1200 V and 40 A. 
 The rectifier module was placed in a black box to minimize the EMI noise. The IGBT 
drivers were supplied from 3 separate DC to DC voltage sources. The gate signals were further 
from the DSP controller that’s why fiber optical cables are used to reduce the cable noises. The 
implementation of the rectification circuit is shown in Fig. 6.10. The prototypes were tested at 
realistic power levels in the laboratory to prove the abilities of the boost matrix converters to 
generate the required output voltages and frequencies as well as maintain a set of sinusoidal and 
balanced input currents. By removing the LC network and disabling the shoot-through the gating 




Fig. 6.10  Rectification stage interface and converter. 
6.3 Software Implementation 
 The TMS320F28335 is designed for industrial applications and has several peripheral 
circuits. The 16-channel, 12-bit ADC module and the PWM modules are the main controllers to 
generate the gate signals with the proposed modulation techniques. Ninety-six combined 
software and hardware interrupts are supported by F28335. These interrupts are governed by the 
peripheral interrupt expansion (PIE) block, which has control on enabling or disabling the 
interrupts. The FTDI FH2232H based JTAG interface supports the real-time debugging. JTAG 
provides the user to monitor and modify the contents of the RAM memory and the registers 
without halting the processor. 
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6.3.1 ADC Module 
The ADC module has 16 analog input channels. A channel to be sampled can be selected 
by sending its corresponding 4-bit address to the MUX. There are two sequencer blocks, 
Sequencer1 and Sequencer2, where the addresses of the channels to be sampled are placed in an 
appropriate order. For each sequencer of most eight channels are selected. To obtain sixteen 
channels in the software code Sequencer1 and Sequencer2 are merged into a cascaded sequencer. 
To start an ADC sequence, a start-of-conversion (SOC) signal is needed. Cascaded sequencer, 
the SOC signals were aligned with the PWM module or to get simultaneous sampling while 
applying the right PWM signals [82]. 
 To get noise-free measurements, the high ADC clock frequency is set to 12.5 MHz. 
While the DSP controller allows higher clock frequencies, nonlinearity prevent from increasing 
such frequency limits. Seven measurements are sensed with the transducers. Within those seven 
measurements, four are crucial for the space vector modulations (input line voltages and input 
phase currents) and three are protection and future work based measurements.  
 The phase angle of the input voltage is a critical piece of information for the input 
rectifier space vector modulation. A phase-locked loop (PLL) is a closed loop system, in which 
an internal oscillator is controlled to keep the time and phase of an external periodical signal 
using a feedback loop. The PLL is simply a servo system that controls the phase of its output 
signal such that the phase error between the output phase and the reference phase is minimized. 
The quality of the lock directly affects the performance of the control loop in grid tied 
applications. As line notching, voltage unbalance, line dips, phase loss and frequency variations 
are common conditions faced by equipment interfacing with electric utility, the PLL needs to be 
able to reject these sources of error and maintain a clean phase lock to the grid voltage. To this 
purposes input voltages are converted to synchronous domain with the clark transformation 
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followed by the Park transformation to get rotating frame. The PLL applied to the ―q‖ axis 
voltage and in return the required grid angle for the space vector modulation is received. 
6.3.2 PWM Module 
 The TMS320F28335 has six independent enhanced PWM (ePWM) modules included.  
Each of the ePWM modules has two output channels: ePWMxA and ePWMxB belongs to the 
particular module. submodule in each ePWM module. The time-base submodule takes charge of 
the event timing for its own ePWM module.  
 One of the main tasks for the time-base sub module is to determine the PWM time-base 
clock relative to the system clock. The PWM time-base clock is used to regulate the timing of all 
the events in the PWM module. The period of the time-base clock (TTBCLK) for the PWM module 
can be scaled to several times of the system clock period TSYSCLKOUT as: 
                                                               (6.1) 
where CLKDIV and HSPCLKDIV are bits in the time-base control register (TBCTL) serving for 
the time base clock pre-scale. The time-base sub-module can also be used to specify the period 
of the time-base counter (TBCTR) depending on its different operation modes. There are three 
types of operation modes for the time-base submodule, which can be selected in time-base 
control register (TBCTL); namely up-count mode, down count mode and up-down-count mode. 
During a complete PWM period, for the first two modes, the time-base counter (TBCTR) 
increment or decrement in a given a saw tooth carrier wave. For up-down mode the, the TBCTR 
increments in the first half the PWM period and then turns to decrement in the second part of the 
period giving a triangular carrier wave. This mode allows to have two up and downs that are 
necessary for the proposed modulation techniques. For this mode switching period (TMPRD) 
can be established as the following equation: 
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              (6.2) 
 
where       is the PWM period. For the software codes switching frequency is set to 10kHz 
and TBPRD is found to be 1250 while HSPCLK is set to 25 MHz.  
 Action qualifier output control registers AQCTLA and AQCTLB are programmed to 
obtain the low or high attitudes of the each counter compare (CMPA and CMPB) registers.  In 
Fig. 6.9 the mode is set to up-down mode. The opposite mode, down-up mode, is also possible. 
In this example TBPRD is set to 4 and in case 1 CMPA is set to 4 which indicates no PWM. This 
ratio can be increased by lowering the CMPA value. The CMPA value of 0 gives a full PWM 
signal. The same way CMPB values of the same register results the PWMB output displays the 
same or opposite  behavior.  
 
Fig. 6.11  An example up-down mode (courtesy of  Texas Instruments [83]).  
 In the firmware switching tables are created to generate the rectification and inversion 
stage space vectors. It can be seen that the up-down mode is sufficient to generate such PWM 
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signals without any additional hardware realization.  The four types of AQCTLA signals were 
coded, Table 6.1 represents these four types and their behavior. 
 
Register Hex Mode PWM Behaviour 
AQCTLA 0x0060 up-down ___-------___ 
AQCTLA 0x0090 down-up ----______---- 
AQCTLA 0x0690 down-up-down-up --__------__-- 
AQCTLA 0x0960 up-down-up-down __--______--__ 
Table 6.1  AQCTLA register coding. 
 Depending on the rotating input current angle, the gate signals for the rectifier stage 
AQCTLA registers are formed referring to Table 6.2. This register only defines the mode and 
particular duty ratios have to be calculated to decide the up or down points. Table 6.3 shows how 
inversion stage PWM registers need to be formed to perform the required proposed combined 
space vector modulation. 
 
Sector # pwm04.AQCTLA pwm05.AQCTLA pwm06.AQCTLA 
0 0x0060 0x0090 0x0060 
1 0x0090 0x0060 0x0060 
2 0x0060 0x0060 0x0090 
3 0x0060 0x0090 0x0060 
4 0x0090 0x0060 0x0060 
5 0x0060 0x0060 0x0090 

















0 0x0090 0x0600 0x0960 0x0690 0x0060 0x0600 
1 0x0690 0x0960 0x0060 0x0600 0x0060 0x0900 
2 0x0060 0x0600 0x0090 0x0600 0x0960 0x0690 
3 0x0060 0x0900 0x0690 0x0960 0x0060 0x0600 
4 0x0960 0x0690 0x0060 0x0600 0x0090 0x0600 
5 0x0060 0x0600 0x0060 0x0900 0x0690 0x0960 
Table 6.3  AQCTLA register coding for the inversion space vector. 
 The task of the DSP controller is to calculate the instants for each switching in the boost 
matrix converter. First, the DSP initializes the direct memory access to the RAM. Hereafter the 
interrupt system is setup and controlled by PIE controllers. The PWM signals has the priority and 
starts the conversion for the ADCs. At the beginning of the interrupt service routine the reference 
values for output frequency and voltage levels are read from the command file that is controlled 
from the computer via USB. The processor will get the digital readings of the A/D conversion 
and the angle of the voltage vector is calculated by the software PLL. Both the input current 
vectors and output voltage vectors are calculated. Knowing these vectors, the modulation index 
and the boost factor are calculated. The next task is to multiply the duty cycles and determine 
whether the sum of the hexagon sectors is even or odd. The switching instants are then calculated 
and scaled for the CMPA and CMPB registers. Even if the proposed control method is simple to 
implement, it still requires long clock cycles. To reduce this burden switching tables were 
created for the CMPA and CMPB values for both inversion and rectification stage. The 
calculated duty cycles are assigned in additions so up or down points are specified for the 
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AQCTLA values. Such calculations are shown in Table 6.4 for the rectification stage and in 
Table 6.5 for the inversion stage: 
Sectors # pwm04.CMPA pwm05.CMPA pwm06.CMPA 
0 0 aPWM aPWM 
1 aPWM aPWM 0 
2 aPWM 0 aPWM 
3 0 aPWM aPWM 
4 aPWM aPWM 0 
5 aPWM 0 aPWM 














0                          0 
1           0                
2      0                     
3                     0      
4                0           
5 0                          
Table 6.5  CMPA and CMPB registers values for the rectification stage. 
 For the simplicity, following abbreviations are used for the corresponding gate signals: 
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6.4 Conclusion 
A 5 kW prototype three-phase boost matrix converter was constructed. The system can be 
divided into three groups: power circuits, control circuits, and measurement circuits. The power 
circuits are the IPM and a custom made ultra-sparse rectifier, as well as the input filter and LC 
network. The interface circuits are employing the gate signals, protection and the modulation 
control. The control system is based on the Texas Instruments TMS320F28335 microprocessor. 
The modulator equations are implemented in the processor in C language. The processor serves 
as a pulse pattern generator, handles all timing issues, PWM control, and ADCs. At a switching 
frequency of 10 kHz, the control system is loaded approximately 60%. 
The matrix converter was implemented using IGBT modules for the rectification stage 
and IPM for the inversion stage. Thanks for the existence of IPMs the critical protection is 
applied without any further hardware. The overvoltage, overcurrent, high temperature, and 










Summary and Conclusion  
 
Conventional ac to ac conversion consists of a PWM rectifier, a dc link, and a PWM 
inverter. This configuration allows the source-side converter completely regulate the source 
generator in terms of the speed, power factor, and electromagnetic torque. Compared to the 
proposed system, this architecture requires a higher number of fully-controlled switches, making 
the system more expensive, particularly for megawatt-level applications. In addition, the 
reliability is reduced due to the potential existence of shoot-through states arising from gate-
drive failures.  
Matrix converters have been proposed as an alternative solution. Direct matrix converters 
do not need the dc-link capacitor and are topologically simpler. Note that a three-phase to three-
phase back-to back converter employs twelve unidirectional switches and twelve freewheeling 
diodes, while an equivalent direct matrix converter has nine bidirectional switches. Matrix 
converters can provide a unity input power factor and sinusoidal input and output currents, but 
the less-than-unity voltage gain constitutes their well-known weakness.  
The proposed converter system integrates a source-side three-switch buck-type rectifier 
and a grid or load side LC network source inverter. The Z-source network allows boosting the 
voltage two to three times. In practice of wind-energy systems, , the Z-source converter would 
have to operate under extreme conditions of long shoot-through zero states to provide a higher 
boost factor needed for a gearless low-voltage generator. The constraints of a low modulation 
index and a long shoot-through state cause a conflict between the output power quality and the 
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system’s boost ability. Furthermore, the voltage across Z-source capacitors is larger than the 
input voltage. This compels the use of larger capacitors, which increases the overall cost and 
volume. Also, the inrush current and resonances at the startup are not suppressed. The switched-
inductor, quasi, and series Z-source circuits, subsequently referred to as LCD (inductor-
capacitor-diode) networks offer possible solutions to those problems.  
7.1 Summary of the Dissertation 
The boost matrix converter is an indirect ac to ac converter, In contrast to traditional 
indirect matrix converters, the boost matrix converters performs voltage boosting retaining the 
all other aspects of matrix converters. The traditional matrix converters output is limited to 87% 
of the input voltage. However, with the integration of the LCD networks and properly controlled 
power switches, low voltage transfer ratio is no longer a concern. 
Various modulation techniques are researched for the three-phase and single-phase 
converters. Huber and Borojevic proposed the indirect space vector modulation scheme in late 
80s [55]. That modulation technology offered a theoretical voltage transfer ratio of 87%. 
Sinusoidal input currents with adjustable phase were obtained. However the quality of the input 
current and output voltage was directly related to the input displacement angle and with 
variations over 30
o
 caused reduced quality operating conditions. 
The space vector is operated in a vector plane and new switching rules were developed to 
accommodate the minimum number of switching with minimum number of switches. The 
optimization in the number of switching is reduced by approximately 10%. The single-phase 
matrix converter is presented with its combined space vector with unipolar inverter modulation 
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techniques. It provides the least number of switches in matrix converters named super-sparse 
converters, with boosting ability. 
The PSIM and PLECS proved to be powerful tools for simulation of power electronics 
converters. A C-script based code is implemented in both simulation tools that give very fast 
access to simulations at various levels and fast response. The simulations are used in the design 
of the matrix converter. The power switches alone are not adequate to form matrix converters; 
some reactive elements are needed as well. An input filter is required to attenuate the switching 
harmonics of the input current. Furthermore, the LC network between the rectification and 
inversion stages provides boosting ability. A design example of 5 kW boost matrix converters 
are carried out. Their resulting values are compared in terms of number of boosting, 
voltage/current ratings of the components, boost/THD ratios. All measurements show good 
correspondence to the analytical derivations as well as the simulation results throughout the 
dissertation.   
7.2 Conclusion 
The aim of the dissertation was to investigate an alternative to conventional matrix 
converters, which suffer from a low voltage transfer ratio. Theoretical analyses were carried out, 
supported by simulations, and verified by experiments. For that purpose a prototype boost matrix 
converter was built.  The contributions to the field of matrix converters achieved in this 
dissertation can be listed as: 
 Novel three three-phase boost matrix converters are designed and described.  
 An optimized space vector modulation algorithm has been proposed. The new 
algorithm minimizes the number of switchings in the boost matrix converter. The 
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modulation employs the concept of vector plane, and the algorithm is suitable for 
microprocessor based applications. The algorithm has been implemented in the real-
time control system for the converter. 
 Novel two single-phase boost matrix converters have been designed and described. 
 An optimized single-phase space vector modulation algorithm has been developed 
and tested by simulations. 
7.3 Future Work 
Even though good experimental results were obtained, there is still some work to be 
considered. Certain practical and theoretical difficulties need to be addressed. A further 
integration of the matrix converter and its auxiliary circuits such as gate drive circuits, input 
current filter, transducers on a single PCB needs to be attained. A stand-alone control PCB 
should be designed with TMS320F28335 for real-time applications. Casing and heat sink 
requirements should be calculated and designed properly for the enclosure.  
The quality of the input currents of the all converters need to be improved. A further 
study of relations between the LC circuits and the input filter circuits is desired, as well as that of 
the relations between the current quality and the boost factor.  
 The converter msut be tested under various load conditions. The protection strategy 
needs to be worked out with or without the clamping circuits. A phase loss is a common problem 




Surface mount based PCB circuit needs to be designed and built for the interface and the 
measurement circuits. Implementation of generator control and grid tied converters can improve 
performance of the proposed converters.  
Using a matrix converter leads to a considerable reduction in the amount of reactive 
components. However, the integration of the LC network increases the number of reactive parts. 
A cost analysis should be done between the conventional matrix converters, back-to-back VSI 
converters, and the proposed converters.  
Matrix converters are very sensitive to distorted input voltages. In the proposed 
converters, sinusoidal voltage waveforms were assumed but in practice this is not always true. 
Control algorithms can be improved to compensate for the distorted input voltages to generate 
balanced sinusoidal input currents and output voltages. The theoretical analysis of the boost 
matrix converters under unbalanced or distorted input voltage conditions should be expanded.  
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